R5F21276SNFP#U0 Renesas Electronics America, R5F21276SNFP#U0 Datasheet - Page 237

• Manufacturer Part Number: R5F21276SNFP#U0
• Description: IC R8C/27 MCU FLASH 32LQFP
• Manufacturer: Renesas Electronics America
• Series: R8C/2x/27r

Specifications of R5F21276SNFP#U0

• Core Size: 16/32-Bit
• Program Memory Size: 32KB (32K x 8)
• Core Processor: R8C
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: LED, POR, Voltage Detect, WDT
• Number Of I /o: 25
• Program Memory Type: FLASH
• Ram Size: 1.5K x 8
• Voltage - Supply (vcc/vdd): 2.2 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 32-LQFP
• No. Of I/o's: 25
• Ram Memory Size: 1.5KB
• Cpu Speed: 20MHz
• No. Of Timers: 4
• Digital Ic Case Style: LQFP
• Supply Voltage Range: 2.2V To 5.5V
• Embedded Interface Type: I2C, UART
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: R0K521276S000BE - KIT DEV RSK-R8C/26-29R0E521000EPB00 - PROBE EMULATOR FOR PC7501
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

R8C/26 Group, R8C/27 Group
Rev.2.10
REJ09B0278-0210
Figure 14.57
TRCGRD register
TRCGRB register
TRCCR2 register
TRCMR register
The above applies under the following conditions:
• The TOB bit in the TRCCR1 register is set to 0 (initial level is “L”, “H” output at compare match with the TRCGRC register, “L” output at compare
• Bits TCEG1 and TCEG0 in the TRCCR2 register are set to 00b (TRCTRG trigger input disabled).
TRCSR register
TRCSR register
TRCSR register
TRCIOB output
match with the TRCGRB register).
TSTART bit in
Sep 26, 2008
CSEL bit in
IMFC bit in
IMFA bit in
IMFB bit in
Count source
Operating Example of PWM2 Mode (TRCTRG Trigger Input Disabled)
FFFFh
TRC register value
0000h
m
1
0
1
0
1
0
1
0
1
0
n
p
“L” initial output
“H” output at TRCGRC
register compare match
Previous value held if the
TSTRAT bit is set to 0
Page 218 of 453
p+1
Set to 0 by a program
Return to initial output
if the TSTART bit is
set to 0
n
No change
Set to 0000h
by a program
Transfer from buffer register to general register
m+1
n+1
p+1
Transfer
Set to 1 by
a program
“H” output at TRCGRC register
compare match
Set to 0 by a program
“L” output at TRCGRB
register compare match
n
m: TRCGRA register setting value
n: TRCGRB register setting value
p: TRCGRC register setting value
Next data
Set to 0 by a program
TRC register cleared
at TRCGRA register
compare match
TSTART bit
is set to 0
No change
Count stops
because the
CSEL bit is
set to 1
Transfer
14. Timers