HD64F3672FXV Renesas Electronics America, HD64F3672FXV Datasheet - Page 98

IC H8/3672 MCU FLASH 48LQFP

HD64F3672FXV

Manufacturer Part Number
HD64F3672FXV
Description
IC H8/3672 MCU FLASH 48LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300H Tinyr
Datasheets

Specifications of HD64F3672FXV

Core Processor
H8/300H
Core Size
16-Bit
Speed
16MHz
Connectivity
SCI
Peripherals
PWM, WDT
Number Of I /o
26
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
48-LQFP
For Use With
R0K436079S000BE - KIT DEV FOR H8/36079 W/COMPILER
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3672FXV
Manufacturer:
Renesas
Quantity:
1 000
Part Number:
HD64F3672FXV
Manufacturer:
RENESAS
Quantity:
1 500
Part Number:
HD64F3672FXV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3672FXV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F3672FXV
Manufacturer:
RENSAS-PB
Quantity:
595
Part Number:
HD64F3672FXV
Manufacturer:
RENESAS/PBF
Quantity:
52
Section 2 Instruction Descriptions
2.2.25 (3) DEC (L)
DEC (DECrement)
Operation
ERd – 1
ERd – 2
Assembly-Language Format
DEC.L #1, ERd
DEC.L #2, ERd
Operand Size
Longword
Description
This instruction subtracts the immediate value 1 or 2 from the contents of a 32-bit register ERd
(destination register) and stores the result in the 32-bit register ERd.
Available Registers
ERd: ER0 to ER7
Operand Format and Number of States Required for Execution
Notes
An overflow is caused by the operations H'80000000 – 1
H'7FFFFFFE, and H'80000001 – 2
Rev. 3.00 Dec 13, 2004 page 82 of 258
REJ09B0213-0300
Register direct
Register direct
Addressing
Mode
ERd
ERd
Mnemonic
DEC.L
DEC.L
Operands
#1, ERd
#2, ERd
H'7FFFFFFF.
1st byte
1
1
B
B
Condition Code
H: Previous value remains unchanged.
N: Set to 1 if the result is negative; otherwise
Z: Set to 1 if the result is zero; otherwise
V: Set to 1 if an overflow occurs; otherwise
C: Previous value remains unchanged.
2nd byte
F
7
cleared to 0.
cleared to 0.
cleared to 0.
Instruction Format
— —
I
0 erd
0 erd
H'7FFFFFFF, H'80000000 – 2
UI
H
3rd byte
U
N
4th byte
Z
Decrement
V
States
No. of
C
2
2

Related parts for HD64F3672FXV