PIC12F615-I/MS Microchip Technology, PIC12F615-I/MS Datasheet - Page 69
![IC PIC MCU FLASH 1KX14 8MSOP](/photos/6/59/65932/mfg_150_c04-111_ms_8-msop_sml.jpg)
PIC12F615-I/MS
Manufacturer Part Number
PIC12F615-I/MS
Description
IC PIC MCU FLASH 1KX14 8MSOP
Manufacturer
Microchip Technology
Series
PIC® 12Fr
Datasheets
1.PIC12F609T-ISN.pdf
(212 pages)
2.PIC12F609T-ISN.pdf
(26 pages)
3.PIC12F609T-ISN.pdf
(8 pages)
4.PIC12F615-ESN.pdf
(168 pages)
Specifications of PIC12F615-I/MS
Core Size
8-Bit
Program Memory Size
1.75KB (1K x 14)
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Core Processor
PIC
Speed
20MHz
Number Of I /o
5
Program Memory Type
FLASH
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
Controller Family/series
PIC12
No. Of I/o's
6
Ram Memory Size
64Byte
Cpu Speed
20MHz
No. Of Timers
3
Processor Series
PIC12F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
64 B
Interface Type
RS-232, USB
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
5
Number Of Timers
3
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 4 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
APGRD004 - REF DESIGN MOD AUTO AMBNT LIGHTAC162083 - HEADER MPLAB ICD2 PIC16F616 8/14AC164325 - MODULE SKT FOR 8MSOPXLT08DFN2 - SOCKET TRANSITION ICE 14DIP/8DFN
Eeprom Size
-
Connectivity
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC12F615-I/MS
Manufacturer:
RICHTEK
Quantity:
5 400
Part Number:
PIC12F615-I/MS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
TABLE 9-1:
FIGURE 9-2:
9.1.5
The ADC module allows for the ability to generate an
interrupt upon completion of an Analog-to-Digital
conversion. The ADC interrupt flag is the ADIF bit in the
PIR1 register. The ADC interrupt enable is the ADIE bit
in the PIE1 register. The ADIF bit must be cleared in
software.
This interrupt can be generated while the device is
operating or while in Sleep. If the device is in Sleep, the
interrupt will wake-up the device. Upon waking from
Sleep, the next instruction following the SLEEP
instruction is always executed. If the user is attempting
to wake-up from Sleep and resume in-line code
execution, the global interrupt must be disabled. If the
global interrupt is enabled, execution will switch to the
Interrupt Service Routine.
Please see Section 9.1.5 “Interrupts” for more
information.
© 2006 Microchip Technology Inc.
Legend: Shaded cells are outside of recommended range.
Note 1:
ADC Clock Source
Note:
F
F
F
2:
3:
4:
F
F
F
OSC
OSC
OSC
OSC
OSC
OSC
F
ADC Clock Period (T
RC
The F
These values violate the minimum required T
For faster conversion times, the selection of another clock source is recommended.
When the device frequency is greater than 1 MHz, the F
conversion will be performed during Sleep.
INTERRUPTS
The ADIF bit is set at the completion of
every conversion, regardless of whether
or not the ADC interrupt is enabled.
/16
/32
/64
T
/2
/4
/8
CY
Set GO/DONE bit
Holding Capacitor is Disconnected from Analog Input (typically 100 ns)
to T
RC
ADC CLOCK PERIOD (T
AD
source has a typical T
Conversion Starts
ANALOG-TO-DIGITAL CONVERSION T
T
AD
1 T
ADCS<2:0>
AD
b9
AD
000
100
001
101
010
110
x11
2 T
)
AD
b8
3 T
AD
PIC12F609/615/12HV609/615
AD
b7
time of 4 s for V
AD
4 T
) V
2-6 s
100 ns
200 ns
400 ns
800 ns
20 MHz
Preliminary
1.6 s
3.2 s
AD
b6
S
5 T
. DEVICE OPERATING FREQUENCIES (VDD > 3.0V)
(1,4)
AD
(2)
(2)
(2)
(2)
AD
b5
time.
6 T
DD
ADRESH and ADRESL registers are loaded,
GO bit is cleared,
ADIF bit is set,
Holding capacitor is connected to analog input
AD
b4
> 3.0V.
7 T
2-6 s
RC
250 ns
500 ns
Device Frequency (F
1.0 s
8.0 s
AD
8 MHz
2.0 s
4.0 s
clock source is only recommended if the
AD
b3
CYCLES
(1,4)
8 T
(2)
(3)
(2)
(2)
AD
b2
9
T
AD
b1
2-6 s
16.0 s
500 ns
1.0 s
8.0 s
10 T
4 MHz
2.0 s
4.0 s
OSC
AD
b0
(1,4)
(2)
(3)
(2)
(3)
11
)
DS41302A-page 67
2-6 s
16.0 s
32.0 s
64.0 s
8.0 s
1 MHz
2.0 s
4.0 s
(1,4)
(3)
(3)
(3)
(3)