PIC18F45K20-I/P Microchip Technology, PIC18F45K20-I/P Datasheet
PIC18F45K20-I/P
Specifications of PIC18F45K20-I/P
Available stocks
Related parts for PIC18F45K20-I/P
PIC18F45K20-I/P Summary of contents
Page 1
... Part Number Device ID PIC18F24K20 PIC18F25K20 PIC18F44K20 PIC18F45K20 Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format “DEVID:DEVREV”. 2: Refer to the “PIC18F2XK20/4XK20 Flash Memory Programming Specification” (DS41297) for detailed information on Device and Revision IDs for your specific device ...
Page 2
... Unexpected code execution at low 19. Premature POR release. 20. POR may become stuck. 21. 48 MHz maximum frequency. 22. Presetting interrupt-on-change issue. 23. Endurance is limited to 10K cycles. 24. Endurance is limited to 1K cycles. 25. HFOFST bit erases to ‘0’ instead of ‘1’. (1) Affected Revisions 2010 Microchip Technology Inc. ...
Page 3
... PORTB Interrupts Interrupt-on- Change Note 1: Only those issues indicated in the last column apply to the current silicon revision. 2: Shaded cells in this table indicate older device revisions that are no longer in production. 2010 Microchip Technology Inc. Item Issue Summary 26. RCIDL bit may stay low improperly. ...
Page 4
... If only the SSPOV bit is set (BF flag was cleared) and a matching address is clocked in, that received byte will be improperly loaded into the SSPBUF register and an ACK will be improperly generated. Work around None. Affected Silicon Revisions 2010 Microchip Technology Inc time-dependent ...
Page 5
... Affected Silicon Revisions 2010 Microchip Technology Inc. 11. Module: EUSART In Synchronous Master mode, when the SPBRG is set to an odd number, the duty cycle of the CK output will be skewed by one baud clock count. Work around High values of SPBRG will minimize the effect of this anomaly ...
Page 6
... Module: POR/BOR The POR rearm voltage may be below the low end of the BOR range, causing unexpected code execution below the BOR range. Work around Use external power monitor to hold the device in Reset below 1.1V. Affected Silicon Revisions 2010 Microchip Technology Inc. ...
Page 7
... Divide external clock by 4 and use HS-PLL Clock mode for external clocking above 48 MHz. Affected Silicon Revisions X X 2010 Microchip Technology Inc. 22. Module: Comparators When the CxON bit is clear, the output from the comparator will be properly forced to zero, but the DD CxPOL bit will improperly have no effect on the CxOUT bit ...
Page 8
... ECCP – In Full-Bridge mode when PR2 = CCPR1L and DC1B[1:0] <>‘00’ and the direction is changed, then the dead time before the modu- lated output starts is compromised. The modulated = 1.8V. The time DD DD increases TMR2 Prescale OSC * TMR2 Prescale as specified 2010 Microchip Technology Inc. ...
Page 9
... In SPI Master mode, if the SSPBUF register is written while a byte is actively being transmitted, an extra clock pulse will be improperly generated at the end of the transmission. Further writes to the 2010 Microchip Technology Inc. SSPBUF register will be inhibited although TMR2 clock pulses will be generated for each attempted OSC write ...
Page 10
... X 2. Store the state of the PORTB inputs before entering Sleep. Upon waking RBIF is detected, then compare the PORTB levels with those stored. If they are the same, then clear and ignore the RBIF interrupt. Affected Silicon Revisions 2010 Microchip Technology Inc. ...
Page 11
... PIC18F24K20/25K20/44K20/45K20 Data Sheet Clarifications The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS41303G): None. 2010 Microchip Technology Inc. DS80425G-page 11 ...
Page 12
... Updated to include early revisions of silicon, revision IDs 0xA through 0x11. These early revisions were described in DS80366 errata, which is now obsolete. Rev F Document (05/2010) Updated Table 1. Rev G Document (07/2010) Removed ADC Work around #2 and changed # (Module 28). DS80425G-page 12 2010 Microchip Technology Inc. ...
Page 13
... PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 14
... Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 2010 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...