ATMEGA8-16AU Atmel, ATMEGA8-16AU Datasheet - Page 14
![IC AVR MCU 8K 16MHZ 5V 32TQFP](/photos/6/91/69154/313-32-tqfp_sml.jpg)
ATMEGA8-16AU
Manufacturer Part Number
ATMEGA8-16AU
Description
IC AVR MCU 8K 16MHZ 5V 32TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA8-16AU
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
23
Program Memory Size
8KB (4K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-TQFP, 32-VQFP
For Use With
ATSTK600-TQFP32 - STK600 SOCKET/ADAPTER 32-TQFPATSTK600-DIP40 - STK600 SOCKET/ADAPTER 40-PDIP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1005 - ISP 4PORT FOR ATMEL AVR MCU JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPIATAVRISP2 - PROGRAMMER AVR IN SYSTEMATSTK500 - PROGRAMMER AVR STARTER KIT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATMEGA8-16AU
Manufacturer:
Atmel
Quantity:
20 000
Company:
Part Number:
ATMEGA8-16AU
Manufacturer:
ATMEL
Quantity:
5
Part Number:
ATMEGA8-16AU
Manufacturer:
ATMEL
Quantity:
20 000
Company:
Part Number:
ATMEGA8-16AUR
Manufacturer:
AVX
Quantity:
4 000
Company:
Part Number:
ATMEGA8-16AUЈ¬ SL383
Manufacturer:
ATMEL
Quantity:
6 000
Reset and
Interrupt Handling
14
ATmega8(L)
Figure 5
vard architecture and the fast-access Register File concept. This is the basic pipelining concept
to obtain up to 1MIPS per MHz with the corresponding unique results for functions per cost,
functions per clocks, and functions per power-unit.
Figure 5. The Parallel Instruction Fetches and Instruction Executions
Figure 6
operation using two register operands is executed, and the result is stored back to the destina-
tion register.
Figure 6. Single Cycle ALU Operation
The Atmel
Reset Vector each have a separate Program Vector in the Program memory space. All inter-
rupts are assigned individual enable bits which must be written logic one together with the
Global Interrupt Enable bit in the Status Register in order to enable the interrupt. Depending on
the Program Counter value, interrupts may be automatically disabled when Boot Lock Bits
BLB02 or BLB12 are programmed. This feature improves software security. See the section
“Memory Programming” on page 215
The lowest addresses in the Program memory space are by default defined as the Reset and
Interrupt Vectors. The complete list of Vectors is shown in
determines the priority levels of the different interrupts. The lower the address the higher is the
priority level. RESET has the highest priority, and next is INT0 – the External Interrupt Request
0. The Interrupt Vectors can be moved to the start of the boot Flash section by setting the Inter-
rupt Vector Select (IVSEL) bit in the General Interrupt Control Register (GICR). Refer to
“Interrupts” on page 46
the boot Flash section by programming the BOOTRST Fuse, see
While-Write Self-Programming” on page
2nd Instruction Execute
Register Operands Fetch
3rd Instruction Execute
1st Instruction Execute
ALU Operation Execute
2nd Instruction Fetch
3rd Instruction Fetch
4th Instruction Fetch
1st Instruction Fetch
Total Execution Time
shows the parallel instruction fetches and instruction executions enabled by the Har-
shows the internal timing concept for the Register File. In a single clock cycle an ALU
®
Result Write Back
AVR
®
provides several different interrupt sources. These interrupts and the separate
clk
clk
CPU
CPU
for more information. The Reset Vector can also be moved to the start of
T1
T1
for details.
202.
T2
T2
“Interrupts” on page
“Boot Loader Support – Read-
T3
T3
46. The list also
2486Z–AVR–02/11
T4
T4