PIC16LC72A-04I/ML Microchip Technology, PIC16LC72A-04I/ML Datasheet - Page 54
![IC MCU OTP 2KX14 A/D PWM 28QFN](/photos/6/81/68120/150-28-qfn_sml.jpg)
PIC16LC72A-04I/ML
Manufacturer Part Number
PIC16LC72A-04I/ML
Description
IC MCU OTP 2KX14 A/D PWM 28QFN
Manufacturer
Microchip Technology
Series
PIC® 16Cr
Specifications of PIC16LC72A-04I/ML
Core Processor
PIC
Core Size
8-Bit
Speed
4MHz
Connectivity
I²C, SPI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
22
Program Memory Size
3.5KB (2K x 14)
Program Memory Type
OTP
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 5x8b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
Processor Series
PIC16LC
Core
PIC
Data Bus Width
8 bit
Data Ram Size
128 B
Interface Type
I2C, SPI, SSP
Maximum Clock Frequency
4 MHz
Number Of Programmable I/os
22
Number Of Timers
8
Operating Supply Voltage
2.5 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
ICE2000, DM163022
Minimum Operating Temperature
- 40 C
On-chip Adc
8
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Other names
PIC16LC72A04I/ML
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16LC72A-04I/ML
Manufacturer:
Microchip Technology
Quantity:
135
PIC16C62B/72A
9.4
9.5
An A/D conversion can be started by the “special event
trigger” of the CCP1 module. This requires that the
CCP1M3:CCP1M0 bits (CCP1CON<3:0>) be pro-
grammed as 1011 and that the A/D module be enabled
(ADON bit is set). When the trigger occurs, the
TABLE 9-2
DS35008B-page 54
Address Name
0Bh,8Bh
0Ch
8Ch
1Eh
1Fh
9Fh
05h
85h
Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.
Note:
A/D Conversions
Use of the CCP Trigger
INTCON
PIR1
PIE1
ADRES
ADCON0 ADCS1 ADCS0
ADCON1
PORTA
TRISA
The GO/DONE bit should NOT be set in
the same instruction that turns on the A/D.
SUMMARY OF A/D REGISTERS
A/D Result Register
Bit 7
GIE
—
—
—
—
—
ADIF
ADIE
Bit 6
PEIE
—
—
—
PORTA Data Direction Register
CHS2
Bit 5
T0IE
RA5
—
—
—
CHS1
INTE
Bit 4
RA4
—
—
—
Preliminary
SSPIF
SSPIE
CHS0
RBIE
Bit 3
RA3
—
GO/DONE bit will be set, starting the A/D conversion,
and the Timer1 counter will be reset to zero. Timer1 is
reset to automatically repeat the A/D acquisition period
with minimal software overhead. The appropriate ana-
log input channel must be selected and the minimum
acquisition time must pass before the “special event
trigger” sets the GO/DONE bit (starts a conversion).
If the A/D module is not enabled (ADON is cleared),
then the “special event trigger” will be ignored by the
A/D module, but will still reset the Timer1 counter.
GO/DONE
CCP1IE
CCP1IF
PCFG2
Bit 2
T0IF
RA2
TMR2IF TMR1IF -0-- 0000
TMR2IE TMR1IE -0-- 0000
PCFG1
INTF
Bit 1
RA1
—
PCFG0 ---- -000
ADON
RBIF
Bit 0
RA0
1999 Microchip Technology Inc.
0000 000x
xxxx xxxx
0000 00-0
--0x 0000
--11 1111
Value on
POR,
BOR
other Resets
Value on all
0000 000u
-0-- 0000
-0-- 0000
uuuu uuuu
0000 00-0
---- -000
--0u 0000
--11 1111