ATMEGA644P-A15MZ Atmel, ATMEGA644P-A15MZ Datasheet - Page 225

MCU AVR 64KB FLASH 16MHZ 44QFN

ATMEGA644P-A15MZ

Manufacturer Part Number
ATMEGA644P-A15MZ
Description
MCU AVR 64KB FLASH 16MHZ 44QFN
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA644P-A15MZ

Package / Case
44-VQFN Exposed Pad
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Speed
16MHz
Number Of I /o
32
Eeprom Size
2K x 8
Core Processor
AVR
Program Memory Type
FLASH
Ram Size
4K x 8
Program Memory Size
64KB (64K x 8)
Data Converters
A/D 8x10b
Oscillator Type
Internal
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Connectivity
I²C, SPI, UART/USART
Core Size
8-Bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA644P-A15MZ
Manufacturer:
ATMEL
Quantity:
3 500
Part Number:
ATMEGA644P-A15MZ
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
7674F–AVR–09/09
Figure 19-13. Data Transfer in Master Receiver Mode
A START condition is sent by writing the following value to TWCR:
TWEN must be written to one to enable the 2-wire Serial Interface, TWSTA must be written to
one to transmit a START condition and TWINT must be set to clear the TWINT Flag. The TWI
will then test the 2-wire Serial Bus and generate a START condition as soon as the bus
becomes free. After a START condition has been transmitted, the TWINT Flag is set by hard-
ware, and the status code in TWSR will be 0x08 (See
MR mode, SLA+R must be transmitted. This is done by writing SLA+R to TWDR. Thereafter the
TWINT bit should be cleared (by writing it to one) to continue the transfer. This is accomplished
by writing the following value to TWCR:
When SLA+R have been transmitted and an acknowledgement bit has been received, TWINT is
set again and a number of status codes in TWSR are possible. Possible status codes in Master
mode are 0x38, 0x40, or 0x48. The appropriate action to be taken for each of these status codes
is detailed in
when the TWINT Flag is set high by hardware. This scheme is repeated until the last byte has
been received. After the last byte has been received, the MR should inform the ST by sending a
NACK after the last received data byte. The transfer is ended by generating a STOP condition or
a repeated START condition. A STOP condition is generated by writing the following value to
TWCR:
A REPEATED START condition is generated by writing the following value to TWCR:
TWCR
value
TWCR
value
TWCR
value
TWCR
value
SDA
SCL
Table 19-3 on page
TWINT
TWINT
TWINT
TWINT
1
1
1
1
Device 1
RECEIVER
MASTER
TWEA
TWEA
TWEA
TWEA
X
X
X
X
TRANSMITTER
Device 2
SLAVE
TWSTA
TWSTA
TWSTA
TWSTA
226. Received data can be read from the TWDR Register
0
1
0
1
Device 3
TWSTO
TWSTO
TWSTO
TWSTO
0
0
1
0
ATmega164P/324P/644P
........
Table 19-2 on page
TWWC
TWWC
TWWC
TWWC
Device n
X
X
X
X
V
CC
TWEN
TWEN
TWEN
TWEN
1
1
1
1
R1
223). In order to enter
R2
0
0
0
0
TWIE
TWIE
TWIE
TWIE
X
X
X
X
225

Related parts for ATMEGA644P-A15MZ