AT91SAM7S512-MU Atmel, AT91SAM7S512-MU Datasheet - Page 225

MCU ARM 512K HI SPD FLASH 64-QFN

AT91SAM7S512-MU

Manufacturer Part Number
AT91SAM7S512-MU
Description
MCU ARM 512K HI SPD FLASH 64-QFN
Manufacturer
Atmel
Series
AT91SAMr
Datasheets

Specifications of AT91SAM7S512-MU

Core Processor
ARM7
Core Size
16/32-Bit
Speed
55MHz
Connectivity
I²C, SPI, SSC, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-VQFN Exposed Pad, 64-HVQFN, 64-SQFN, 64-DHVQFN
For Use With
AT91SAM-ICE - EMULATOR FOR AT91 ARM7/ARM9AT91SAM7S-EK - KIT EVAL FOR ARM AT91SAM7S
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7S512-MU
Manufacturer:
ATMEL
Quantity:
9 500
Part Number:
AT91SAM7S512-MU
Manufacturer:
ATMEL
Quantity:
165
Part Number:
AT91SAM7S512-MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
26.5.1
Name:
Access Type:
• RSTRX: Reset Receiver
0 = No effect.
1 = The receiver logic is reset and disabled. If a character is being received, the reception is aborted.
• RSTTX: Reset Transmitter
0 = No effect.
1 = The transmitter logic is reset and disabled. If a character is being transmitted, the transmission is aborted.
• RXEN: Receiver Enable
0 = No effect.
1 = The receiver is enabled if RXDIS is 0.
• RXDIS: Receiver Disable
0 = No effect.
1 = The receiver is disabled. If a character is being processed and RSTRX is not set, the character is completed before the
receiver is stopped.
• TXEN: Transmitter Enable
0 = No effect.
1 = The transmitter is enabled if TXDIS is 0.
• TXDIS: Transmitter Disable
0 = No effect.
1 = The transmitter is disabled. If a character is being processed and a character has been written the DBGU_THR and
RSTTX is not set, both characters are completed before the transmitter is stopped.
• RSTSTA: Reset Status Bits
0 = No effect.
1 = Resets the status bits PARE, FRAME and OVRE in the DBGU_SR.
6175K–ATARM–30-Aug-10
TXDIS
31
23
15
7
Debug Unit Control Register
TXEN
30
22
14
6
DBGU_CR
Write-only
RXDIS
29
21
13
5
RXEN
28
20
12
4
AT91SAM7S Series Preliminary
RSTTX
27
19
11
3
RSTRX
26
18
10
2
25
17
9
1
RSTSTA
24
16
8
0
225

Related parts for AT91SAM7S512-MU