W78L801A24LL Nuvoton Technology Corporation of America, W78L801A24LL Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/4/485/nuvoton_technology_corporation_of_america_sml.jpg)
W78L801A24LL
Manufacturer Part Number
W78L801A24LL
Description
IC MCU 8-BIT 4K ROM 48-LQFP
Manufacturer
Nuvoton Technology Corporation of America
Series
W78r
Datasheet
1.W78L801A24LL.pdf
(24 pages)
Specifications of W78L801A24LL
Core Processor
8051
Core Size
8-Bit
Speed
24MHz
Connectivity
EBI/EMI
Peripherals
LED, WDT
Number Of I /o
36
Program Memory Size
4KB (4K x 8)
Program Memory Type
Mask ROM
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
W78L801A24LL
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Interrupt Priority Register 0
Interrupt Priority Register 1
Interrupt Polarity Register
Note: 0 = interrupt disabled, 1 = interrupt enabled.
IP.7: Unused.
PS1: This bit defines the Serial port 1 interrupt priority. PS = 1 sets it to higher priority level.
PT2: This bit defines the Timer 2 interrupt priority.
PS : This bit defines the Serial port 0 interrupt priority. PS = 1 sets it to higher priority level.
PT1: This bit defines the Timer 1 interrupt priority.
PX1: This bit defines the External interrupt 1 priority.
PT0: This bit defines the Timer 0 interrupt priority.
PX0: This bit defines the External interrupt 0 priority.
PX9: This bit defines the External interrupt 9 priority. PX9 = 1 sets it to higher priority level.
PX8: This bit defines the External interrupt 8 priority. PX8 = 1 sets it to higher priority level.
PX7: This bit defines the External interrupt 7 priority. PX7 = 1 sets it to higher priority level.
PX6: This bit defines the External interrupt 6 priority. PX6 = 1 sets it to higher priority level.
PX5: This bit defines the External interrupt 5 priority. PX5 = 1 sets it to higher priority level.
PX4: This bit defines the External interrupt 4 priority. PX4 = 1 sets it to higher priority level.
PX3: This bit defines the External interrupt 3 priority. PX3 = 1 sets it to higher priority level.
PX2: This bit defines the External interrupt 2 priority. PX2 = 1 sets it to higher priority level.
IL9:
IL8:
IL7:
IL6:
IL5:
IL4:
IL3:
IL2:
Note: 0 = active LOW, 1 = active HIGH.
External interrupt 9 polarity level.
External interrupt 8 polarity level.
External interrupt 7 polarity level.
External interrupt 6 polarity level.
External interrupt 5 polarity level.
External interrupt 4 polarity level.
External interrupt 3 polarity level.
External interrupt 2 polarity level.
Bit:
Bit:
Bit:
PX9
Mnemonic: IX
Mnemonic: IP0
Mnemonic: IP1
IL9
7
7
7
-
PS1
PX8
IL8
6
6
6
PX7
PT2
IL7
- 9 -
5
5
5
PX6
Address: E9H
Address: B8h
Address: F8h
IL6
PS
4
4
4
PT2 = 1 sets it to higher priority level.
PT1 = 1 sets it to higher priority level.
PX1 = 1 sets it to higher priority level.
PT0 = 1 sets it to higher priority level.
PX0 = 1 sets it to higher priority level.
Publication Release Date: June 04, 2006
PT1
PX5
IL5
3
3
3
PX1
PX4
IL4
2
2
2
PX3
PT0
IL3
W78L801
1
1
1
Revision A10
PX0
PX2
IL2
0
0
0