ST7FLITE39M6TR STMicroelectronics, ST7FLITE39M6TR Datasheet - Page 206
ST7FLITE39M6TR
Manufacturer Part Number
ST7FLITE39M6TR
Description
IC MCU 8BIT 8K FLASH 20SOIC
Manufacturer
STMicroelectronics
Series
ST7r
Specifications of ST7FLITE39M6TR
Core Processor
ST7
Core Size
8-Bit
Speed
16MHz
Connectivity
LINSCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
15
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
384 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 7x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-SOIC (7.5mm Width)
Processor Series
ST7FLITE3x
Core
ST7
Data Bus Width
8 bit
Development Tools By Supplier
ST7FLITE-SK/RAIS, ST7MDT10-DVP3, ST7MDT10-EMU3, STX-RLINK
For Use With
497-8403 - BOARD DEMO STCC08 AC SW DETECTOR497-6398 - BOARD EVAL ST7FLITE39/STM1403497-5858 - EVAL BOARD PLAYBACK ST7FLITE
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ST7FLITE39M6TR
Manufacturer:
IDT
Quantity:
2 799
Part Number:
ST7FLITE39M6TR
Manufacturer:
ST
Quantity:
20 000
Function Descriptions
}
/*******************************************************************************
*******************************************************************************/
#ifdef _HIWARE_
#pragma TRAP_PROC SAVE_REGS
#else
#ifdef _COSMIC_
@interrupt
#else
#error "Unsupported Compiler!"
#endif
#endif
void TLI_IT_Routine (void)
{
}
/*******************************************************************************
*******************************************************************************/
#ifdef _HIWARE_
#pragma TRAP_PROC SAVE_REGS
#else
#ifdef _COSMIC_
@interrupt
#else
#error"Unsupported Compiler!"
206/235
Interrupt Subroutine for TLI
Interrupt Subroutine for EI0
EnableInterrupts
ITC_SetPriority (((unsigned char)IT_TIMERA | ((unsigned char)IT_EI0)),
ITC_SetPriority (IT_EI2, IT_LEVEL_1);
Priority = ITC_GetPriority (IT_EI0);
while (!(ITC_Get_CurrentLevel () == IT_LEVEL_3));
ITC_ConfigureInterrupt(IT_PortA,Pin, IT_EDGE_F);
ITC_ConfigureInterrupt(IT_PortB,Pin, IT_EDGE_F);
ITC_DisableTLI ();
ITC_TLISensitivity (IT_EDGE_R);
ITC_EnableTLI ();
unsigned int i;
PDDDR |= 0x04;
PDOR |= 0x04;
PDDR |= 0x04;
for (i = 0; i < 5000; i++)
{
}
PDDR &= 0xFB;
Nop
/* Sets Interrupt Priority FOR EI0 AS LEVEL 2*/
/* Sets Interrupt Priority FOR EI2 AS LEVEL 1*/
/*Set falling edge sensitivity for EI0*/
/*Set falling edge sensitivity for EI2*/
/* Additional registers will be saved */
/* Additional registers will be saved */
/* Checks Current interrupt priority*/
/* Compiler Defines not found! */
/* Compiler Defines not found! */
/* Cosmic interrupt handling */
/* Cosmic interrupt handling */
/* Test for HIWARE Compiler */
/* Test for Cosmic Compiler */
/* Test for HIWARE Compiler */
/* Test for Cosmic Compiler */
/* Sets Rising edge for TLI */
IT_LEVEL_2);
/*Disables TLI interrupt */
/* Enables TLI interrupt */
/*Reset Interrupt mask*/
/* Gets Priority */