ST72F63BK4M1 STMicroelectronics, ST72F63BK4M1 Datasheet - Page 121

IC MCU 8BIT LS 16K 34-SOIC

ST72F63BK4M1

Manufacturer Part Number
ST72F63BK4M1
Description
IC MCU 8BIT LS 16K 34-SOIC
Manufacturer
STMicroelectronics
Series
ST7r
Datasheet

Specifications of ST72F63BK4M1

Core Processor
ST7
Core Size
8-Bit
Speed
8MHz
Connectivity
I²C, SCI, USB
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
19
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
34-SOIC (7.5mm Width)
Processor Series
ST72F6x
Core
ST7
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
I2C, SCI, USB
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
27
Number Of Timers
2 x 16 bit
Operating Supply Voltage
4 V to 5.5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Development Tools By Supplier
ST7MDTU3-EPB/US, ST72F63B-SK/RAIS, ST7MDTU3-EMU3, STX-RLINK
Minimum Operating Temperature
0 C
On-chip Adc
8 bit
For Use With
497-5521 - EVAL BOARD LOW SPEED USB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details
Other names
497-2115-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F63BK4M1
Manufacturer:
ST
Quantity:
10 000
Part Number:
ST72F63BK4M1
Manufacturer:
ST
Quantity:
56
Part Number:
ST72F63BK4M1
Manufacturer:
ST
Quantity:
6 486
Part Number:
ST72F63BK4M1
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F63BK4M1.
Manufacturer:
ST
0
ST7263Bxx
I²C Status register 2 (SR2)
Reset value: 0000 0000 (00h)
7
0
[7:5] Reserved. Forced to 0 by hardware.
4 AF Acknowledge failure.
3 STOPF Stop detection (Slave mode).
0
This bit is set by hardware when no acknowledge is returned. An interrupt is
generated if ITE=1. It is cleared by software reading SR2 register or by hardware
when the interface is disabled (PE=0).
0: No acknowledge failure
1: Acknowledge failure
Note: While AF=1, the SCL line may be held low due to SB or BTF flags that are
This bit is set by hardware when a Stop condition is detected on the bus after an
acknowledge (if ACK=1). An interrupt is generated if ITE=1. It is cleared by
software reading SR2 register or by hardware when the interface is disabled
(PE=0).
The SCL line is not held low while STOPF=1.
0: No Stop condition detected
1: Stop condition detected
set at the same time. It is then necessary to release both lines by software.
0
Doc ID 7516 Rev 8
AF
Read only
STOPF
ARLO
On-chip peripherals
BERR
GCAL
121/186
0

Related parts for ST72F63BK4M1