CY8CLED04D01-56LTXI Cypress Semiconductor Corp, CY8CLED04D01-56LTXI Datasheet - Page 9

• Manufacturer Part Number: CY8CLED04D01-56LTXI
• Description: IC POWERPSOC 4CH 1A 56VQFN
• Manufacturer: Cypress Semiconductor Corp
• Series: PowerPSoC® CY8CLEDr

Specifications of CY8CLED04D01-56LTXI

• Package / Case: 56-VQFN Exposed Pad, 56-HVQFN, 56-SQFN, 56-DHVQFN
• Core Processor: M8C
• Core Size: 8-Bit
• Speed: 24MHz
• Connectivity: DALI, DMX512, I²C, IrDA, SPI, UART/USART
• Peripherals: LED, LVD, POR, PWM, WDT
• Number Of I /o: 14
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.75 V ~ 5.25 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Operating Supply Voltage: 7 V to 32 V
• Maximum Supply Current: 50 mA
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 428-2882 - KIT STARTER POWERPSOC LIGHTING428-2281 - KIT EVAL POWERPSOC LIGHTING428-2271 - KIT EVAL COLOR-LOCK428-2270 - KIT STARTER DEMO LIGHTING770-1000 - ISP 4PORT FOR CYPRESS PSOC MCU
• Eeprom Size: -
• Data Converters: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 428-2279

4.11 Function Pins (FN0[0:3])
The function I/O pins are a set of dedicated control pins used to
perform system level functions with the power peripheral blocks
of the PowerPSoC. These pins are dynamically configurable,
enabling them to perform a multitude of input and output
functions. These I/Os have direct access to the input and output
of the voltage comparators, input of the hysteretic controller, and
output of the digital PWM blocks for the device. The function I/O
pins are register mapped. The microcontroller can control and
read the state of these pins and the interrupt function.
Some of the key system benefits of the function I/O are:
■
■
■
Along with the above functionality, these I/Os also provide
interrupt functionality enabling intelligent system responses to
power control lighting system status.
Figure 4-5. External CSA and FET Application
Document Number: 001-46319 Rev. *E
Enabling higher voltage current-sense amplifier as shown in
Figure 4-5
Synchronizing dimming of multiple PowerPSoC controllers as
shown in
Programmable fail-safe monitor and dedicated shutdown of
hysteretic controller as shown in
FN0(0)
FN0(1)
FN0(2)
FN0(3)
Figure 4-6
DAC0
DAC1
DAC6
DAC7
Hysteretic Mode
Hysteretic Mode
Controller 0
Controller 3
PPSoC
.
.
.
Gate Drive 0
Gate Drive 3
External
External
Figure 4-7
External CSA
VLED > 32V
+
-
GD 3
GD 0
{
.
.
.
R
sense
V
IN
External FET
Figure 4-6. PowerPSoC in Master/Slave Configuration
Figure 4-7. Event Detection
Event Detect
Event Detect
CY8CLED04G01, CY8CLED03G01
CY8CLED04D01, CY8CLED04D02
CY8CLED03D01, CY8CLED03D02
(Master)
PPSoC
.
.
.
FN0(0)
FN0(3)
FN0(0)
FN0(3)
FN0(1)
FN0(2)
Trip
Trip
Hysteretic Mode
Hysteretic Mode
Controller 0
Controller 3
FN0(x)
FN0(x)
FN0(x)
FN0(x)
DIM
DIM
DIM
DIM
.
.
.
(Slave 0)
(Slave 1)
(Slave 2)
(Slave 3)
Hysteretic
Controller
Hysteretic
Controller
Hysteretic
Controller
Hysteretic
Controller
PPSoC
PPSoC
PPSoC
PPSoC
Gate Drive 3
Gate Drive 0
External
External
Page 9 of 47
GD0
GD3
[+] Feedback