ST10F269-DP STMicroelectronics, ST10F269-DP Datasheet - Page 65

no-image

ST10F269-DP

Manufacturer Part Number
ST10F269-DP
Description
MCU 16BIT 256K FLASH 144PQFP
Manufacturer
STMicroelectronics
Series
ST10r
Datasheet

Specifications of ST10F269-DP

Core Processor
ST10
Core Size
16-Bit
Speed
40MHz
Connectivity
CAN, EBI/EMI, SSC, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
111
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
144-BFQFP
Processor Series
ST10F26x
Core
ST10
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10F269-DP
Manufacturer:
STMicroelectronics
Quantity:
3 589
Part Number:
ST10F269-DP
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F269-DP
Manufacturer:
ST
0
Part Number:
ST10F269-DPB
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F269-DPB
Manufacturer:
ST
0
Part Number:
ST10F269-DPR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Figure 23 : PORT1 I/O and Alternate Functions
When an external bus mode is enabled, the
direction of the port pin and the loading of data
into the port output latch are controlled by the bus
controller hardware.
The input of the port Buffer latch is disconnected
from the internal bus and is switched to the line
labeled “Alternate Data Output” via a multiplexer.
The alternate data is the 16-bit intra-segment
Figure 24 : Block Diagram of a PORT1 Pin
PORT1
General Purpose Input/Output
Alternate Function
P1H
P1L
Write DP1H.y / DP1L.y
Read DP1H.y / DP1L.y
Write P1H.y / P1L.y
Read P1H.y / P1L.y
Port Output
P1H.7
P1H.6
P1H.5
P1H.4
P1H.3
P1H.2
P1H.1
P1H.0
P1L.7
P1L.6
P1L.5
P1L.4
P1L.3
P1L.2
P1L.1
P1L.0
Direction
Latch
Latch
MUX
8/16-bit Demultiplexed Bus
Port Data
Output
1
0
Alternate
Function
Enable
Alternate
Data
Output
“1”
a)
address. While an external bus mode is enabled,
the user software should not write to the port
output latch, otherwise unpredictable results may
occur. When the external bus modes are disabled,
the contents of the direction register last written by
the user becomes active.
The Figure 24 shows the structure of a PORT1
pin.
1
0
1
0
MUX
MUX
A15
A14
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Clock
Latch
Input
CAPCOM2 Capture Inputs only
Output
Buffer
b)
CC27IO
CC26IO
CC25IO
CC24IO
y = 7...0
P1H.y
P1L.y
ST10F269
65/160

Related parts for ST10F269-DP