M30262F6GP#U3 Renesas Electronics America, M30262F6GP#U3 Datasheet - Page 277

IC M16C/TINY MCU FLASH 48LQFP

M30262F6GP#U3

Manufacturer Part Number
M30262F6GP#U3
Description
IC M16C/TINY MCU FLASH 48LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/Tiny/26r
Datasheets

Specifications of M30262F6GP#U3

Core Processor
M16C/60
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
38
Program Memory Size
48KB (48K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30262F6GP#U3M30262F6GP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30262F6GP#U3M30262F6GP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30262F6GP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30262F6GP#U3M30262F6GP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30262F6GP#U3M30262F6GP#U9
Manufacturer:
Renesas Electronics America
Quantity:
10 000
5.5 Interrupt Priority
Chapter 5
Figure 5.5.1. Interrupt priority that is set in hardware
If two or more interrupt requests are sampled active at the same time, whichever interrupt request is ac-
knowledged that has the highest priority.
Maskable interrupts (Peripheral I/O interrupts) can be assigned any desired priority by setting the interrupt
priority level select bit accordingly. If some maskable interrupts are assigned the same priority level, the
priority between these interrupts is resolved by the priority that is set in hardware
Certain nonmaskable interrupts such as a reset (reset is given the highest priority) and watchdog timer
interrupt have their priority levels set in hardware. Figure 5.5.1 lists the hardware priority levels of these
interrupts.
Software interrupts are not subjected to interrupt priority. They always cause control to branch to an inter-
rupt routine whenever the relevant instruction is executed.
*1 Hardware priority varies with each M16C model. Please refer to your M16C User’s Manual.
Reset > NMI > DBC > Watchdog timer > Peripheral I/O > Single step > Address match
_______
Interrupt
________
259
*1
.
5.5 Interrupt Priority

Related parts for M30262F6GP#U3