MC68HC908LK24CFU Freescale Semiconductor, MC68HC908LK24CFU Datasheet - Page 418

no-image

MC68HC908LK24CFU

Manufacturer Part Number
MC68HC908LK24CFU
Description
IC MCU 24K FLASH 8MHZ SPI 64-QFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC68HC908LK24CFU

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
I²C, IRSCI, SPI
Peripherals
LCD, LVD, POR, PWM
Number Of I /o
40
Program Memory Size
24KB (24K x 8)
Program Memory Type
FLASH
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 6x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE Semiconductor
Quantity:
489
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MC68HC908LK24CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
168
Computer Operating Properly (COP)
21.4.5 Internal Reset
21.4.6 Reset Vector Fetch
21.4.7 COPD (COP Disable)
21.4.8 COPRS (COP Rate Select)
Data Sheet
418
†† Reset by POR only.
Address:
An internal reset clears the COP prescaler and the COP counter.
A reset vector fetch occurs when the vector address appears on the data
bus. A reset vector fetch clears the COP prescaler.
The COPD signal reflects the state of the COP disable bit (COPD) in the
CONFIG1 register. (See
Registers
The COPRS signal reflects the state of the COP rate select bit (COPRS)
in the CONFIG1 register.
COPRS — COP Rate Select
COPD — COP Disable Bit
Reset:
Read:
Write:
COPRS selects the COP time-out period. Reset clears COPRS.
COPD disables the COP module.
1 = COP time out period = 2
0 = COP time out period = 2
1 = COP module disabled
0 = COP module enabled
COPRS
$001F
Computer Operating Properly (COP)
Bit 7
Figure 21-2. Configuration Register 1 (CONFIG1)
0
(CONFIG).)
LVISTOP LVIRSTD LVIPWRD
6
0
Figure 21-2
5
0
= Unimplemented
0
13
18
4
††
– 2
– 2
and
4
4
ICLK cycles
ICLK cycles
MC68HC908LJ24/LK24 — Rev. 2.1
Section 5. Configuration
3
0
0
SSREC
Freescale Semiconductor
2
0
STOP
1
0
COPD
Bit 0
0

Related parts for MC68HC908LK24CFU