MC68HC711D3CFNE3 Freescale Semiconductor, MC68HC711D3CFNE3 Datasheet - Page 93

• Manufacturer Part Number: MC68HC711D3CFNE3
• Description: IC MCU 8BIT 2MHZ 44-PLCC
• Manufacturer: Freescale Semiconductor
• Series: HC11r

Specifications of MC68HC711D3CFNE3

• Core Processor: HC11
• Core Size: 8-Bit
• Speed: 3MHz
• Connectivity: SCI, SPI
• Peripherals: POR, WDT
• Number Of I /o: 26
• Program Memory Size: 4KB (4K x 8)
• Program Memory Type: OTP
• Ram Size: 192 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-PLCC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Data Converters: -

8.4.2 Timer Compare Force Register
The timer compare force register (CFORC) allows forced early compares. FOC1–FOC5 correspond to
the five output compares. These bits are set for each output compare that is to be forced. The action taken
as a result of a forced compare is the same as if there were a match between the OCx register and the
free-running counter, except that the corresponding interrupt status flag bits are not set. The forced
channels trigger their programmed pin actions to occur at the next timer count transition after the write to
CFORC.
The CFORC bits should not be used on an output compare function that is programmed to toggle its
output on a successful compare because a normal compare that occurs immediately before or after the
force can result in an undesirable operation.
FOC1–FOC5 — Write 1s to Force Compare Bits
Bits 2–0 — Not implemented, always read 0.
8.4.3 Output Compare 1 Mask Register
Use OC1M with OC1 to specify the bits of port A that are affected by a successful OC1 compare. The bits
of the OC1M register correspond to PA7–PA3.
OC1M7–OC1M3 — Output Compare Masks
Bits 2–0 — Not implemented; always read 0.
Freescale Semiconductor
Set bit(s) to enable OC1 to control corresponding pin(s) of port A.
0 = Not affected
1 = Output x action occurs
0 = OC1 disabled
1 = OC1 enabled to control the corresponding pin of port A
Address:
Address:
Reset:
Reset:
Read:
Read:
Write:
Write:
OC1M7
$000B
$000C
FOC1
Bit 7
Bit 7
Figure 8-8. Output Compare 1 Mask Register (OC1M)
0
0
Figure 8-7. Timer Compare Force Register (CFORC)
OC1M6
FOC2
6
0
6
0
MC68HC711D3 Data Sheet, Rev. 2.1
OC1M5
FOC3
5
0
5
0
OC1M4
FOC4
4
0
4
0
OC1M3
FOC5
3
0
3
0
2
0
0
2
0
0
1
0
0
1
0
0
Output Compare (OC)
Bit 0
Bit 0
0
0
0
0
93