R4F24568NVRFQV Renesas Electronics America, R4F24568NVRFQV Datasheet - Page 1065

MCU 256KB FLASH 48K 144-LQFP

R4F24568NVRFQV

Manufacturer Part Number
R4F24568NVRFQV
Description
MCU 256KB FLASH 48K 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2400r
Datasheets

Specifications of R4F24568NVRFQV

Core Processor
H8S/2600
Core Size
16/32-Bit
Speed
32MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, SSU, UART/USART, USB
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
96
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R4F24568NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
R4F24568NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
H8S/2456, H8S/2456R, H8S/2454 Group
17.3.6
SAR is an 8-bit readable/writable register that sets slave address. When the chip is in slave mode,
if the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition,
the chip operates as the slave device.
REJ09B0467-0350 Rev. 3.50
Jul 07, 2010
Bit
1
0
Bit
7 to 1
0
Bit Name
AAS
ADZ
Slave Address Register (SAR)
Bit Name
SVA6 to
SVA0
Initial Value
0
0
Initial Value
All 0
0
R/W
R/W
R/W
R/W
R/W
R/W
Description
Slave Address Recognition Flag
In slave receive mode, this flag is set to 1 if the first
frame following a start condition matches bits SVA6
to SVA0 in SAR.
[Setting condition]
[Clearing condition]
General Call Address Recognition Flag
This bit is valid in slave receive mode.
[Setting condition]
• When the general call address is detected in
[Clearing conditions]
• When 0 is written in ADZ after reading ADZ=1.
Description
Slave Address 6 to 0
These bits set a unique address in bits SVA6 to
SVA0, differing from the addresses of other slave
devices connected to the I
Reserved
This bit is readable/writable. The write value
should always be 0.
When the slave address is detected in slave
When the general call address is detected in
When 0 is written in AAS after reading AAS=1
receive mode.
slave receive mode.
slave receive mode.
Section 17 I2C Bus Interface 2 (IIC2)
2
C bus.
Page 1035 of 1392

Related parts for R4F24568NVRFQV