DF2268FA13 Renesas Electronics America, DF2268FA13 Datasheet - Page 127

• Manufacturer Part Number: DF2268FA13
• Description: IC H8S MCU FLASH 256K 100QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2200r

Specifications of DF2268FA13

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 13MHz
• Connectivity: I²C, SCI, SmartCard
• Peripherals: LCD, POR, PWM, WDT
• Number Of I /o: 67
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Other names: HD64F2268FA13; HD64F2268FA13

EEPMOV (MOVe data to EEPROM)
Operand Format and Number of States Required for Execution
Note: * n is the initial value of R4. Although n bytes of data are transferred, 2(n + 1) data accesses are
Notes
This instruction first reads memory at the addresses indicated by ER5 and ER6, then carries out
the block data transfer.
EEPMOV.W Instruction and Interrupt
If an interrupt request occurs while the EEPMOV.W instruction is being executed, interrupt
exception handling is carried out after the current byte has been transferred. Register contents are
then as follows:
ER5: address of the next byte to be transferred
ER6: destination address of the next byte
R4:
The program counter value pushed on the stack in interrupt exception handling is the address of
the next instruction after the EEPMOV.W instruction. Programs should be coded as follows to
allow for interrupts during execution of the EEPMOV.W instruction.
Example:
L1: EEPMOV.W
Interrupt requests other than NMI are not accepted if they are masked in the CPU.
During execution of the EEPMOV.B instruction no interrupts are accepted, including NMI.
Addressing
MOV.W
BNE
Mode
number of bytes remaining to be transferred
—
performed, requiring 2(n + 1) states. (n = 0, 1, 2, …, 65535).
EEPMOV.W
R4,R4
L1
Mnemonic
Operands
1st byte
7
B
2nd byte
D
Instruction Format
Rev. 4.00 Feb 24, 2006 page 111 of 322
4
Section 2 Instruction Descriptions
3rd byte
5
9
Block Data Transfer
4th byte
8
REJ09B0139-0400
F
4 + 2n *
States
No. of