SAF-XC878CM-16FFI 5V AA Infineon Technologies, SAF-XC878CM-16FFI 5V AA Datasheet - Page 110

• Manufacturer Part Number: SAF-XC878CM-16FFI 5V AA
• Description: IC MCU 8BIT FLASH 64-LQFP
• Manufacturer: Infineon Technologies
• Series: XC8xxr

Specifications of SAF-XC878CM-16FFI 5V AA

• Core Processor: XC800
• Core Size: 8-Bit
• Speed: 27MHz
• Connectivity: CAN, SPI, SSI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 40
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 3.25K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-LFQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Other names: SP000409560

3.22
The XC87x includes a high-performance 10-bit Analog-to-Digital Converter (ADC) with
eight multiplexed analog input channels. The ADC uses a successive approximation
technique to convert the analog voltage levels from up to eight different sources. The
analog input channels of the ADC are available at AN0 - AN7.
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
3.22.1
A common module clock
digital parts of the ADC module:
•
•
•
Figure 31
selected by bit field CTC in register GLOBCTR. A prescaling ratio of 32 can be selected
when the maximum performance of the ADC is not required.
Data Sheet
Successive approximation
8-bit or 10-bit resolution
Eight analog channels
Four independent result registers
Result data protection for slow CPU access
(wait-for-read mode)
Single conversion mode
Autoscan functionality
Limit checking for conversion results
Data reduction filter
(accumulation of up to 2 conversion results)
Two independent conversion request sources with programmable priority
Selectable conversion request trigger
Flexible interrupt generation with configurable service nodes
Programmable sample time
Programmable clock divider
Cancel/restart feature for running conversions
Integrated sample and hold circuitry
Compensation of offset errors
Low power modes
f
f
and the sample time). This clock is generated internally in the analog part, based on
the input clock
f
ADCA
ADCI
ADCD
is internal clock for the analog part (defines the time base for conversion length
is input clock for the analog part.
is input clock for the digital part.
shows the clocking scheme of the ADC module. The prescaler ratio is
Analog-to-Digital Converter
ADC Clocking Scheme
f
ADCA
to generate a correct duty cycle for the analog components.
f
ADC
generates the various clock signals used by the analog and
103
Functional Description
XC87xCLM
V1.5, 2011-03