AT89C5131A-PLTIL Atmel, AT89C5131A-PLTIL Datasheet - Page 134

• Manufacturer Part Number: AT89C5131A-PLTIL
• Description: IC 8051 MCU FLASH 32K USB 48QFN
• Manufacturer: Atmel
• Series: AT89C513xr

Specifications of AT89C5131A-PLTIL

• Core Processor: C52X2
• Core Size: 8-Bit
• Speed: 48MHz
• Connectivity: I²C, SPI, UART/USART, USB
• Peripherals: LED, POR, PWM, WDT
• Number Of I /o: 34
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 1.25K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
• For Use With: AT89STK-10 - KIT EVAL APPL MASS STORAGEAT89STK-05 - KIT STARTER FOR AT89C5131
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Data Converters: -
• Other names: AT89C5131-PLTIL

USB Interrupt Control System
134
AT89C5131A-L
Table 91. Priority Levels
As shown in Figure 71, many events can produce a USB interrupt:
•
•
•
•
•
•
•
•
TXCMPL: Transmitted In Data (see Table 98 on page 141). This bit is set by
hardware when the Host accept a In packet.
RXOUTB0: Received Out Data Bank 0 (see Table 98 on page 141). This bit is set
by hardware when an Out packet is accepted by the endpoint and stored in bank 0.
RXOUTB1: Received Out Data Bank 1 (only for Ping-pong endpoints) (see Table 98
on page 141). This bit is set by hardware when an Out packet is accepted by the
endpoint and stored in bank 1.
RXSETUP: Received Setup (see Table 98 on page 141). This bit is set by hardware
when an SETUP packet is accepted by the endpoint.
STLCRC: STALLED (only for Control, Bulk and Interrupt endpoints) (see Table 98
on page 141). This bit is set by hardware when a STALL handshake has been sent
as requested by STALLRQ, and is reset by hardware when a SETUP packet is
received.
SOFINT: Start of Frame Interrupt (See “USBIEN Register USBIEN (S:BEh) USB
Global Interrupt Enable Register” on page 138.). This bit is set by hardware when a
USB Start of Frame packet has been received.
WUPCPU: Wake-Up CPU Interrupt (See “USBIEN Register USBIEN (S:BEh) USB
Global Interrupt Enable Register” on page 138.). This bit is set by hardware when a
USB resume is detected on the USB bus, after a SUSPEND state.
SPINT: Suspend Interrupt (See “USBIEN Register USBIEN (S:BEh) USB Global
Interrupt Enable Register” on page 138.). This bit is set by hardware when a USB
suspend is detected on the USB bus.
IPHUSB
0
0
1
1
IPLUSB
0
1
0
1
USB Priority Level
0
1
2
3
Lowest
Highest
4338F–USB–08/07