T89C51CC02UA-SISIM Atmel, T89C51CC02UA-SISIM Datasheet - Page 67
![IC 8051 MCU FLASH 16K 28PLCC](/photos/6/70/67044/453-28-plcc_sml.jpg)
T89C51CC02UA-SISIM
Manufacturer Part Number
T89C51CC02UA-SISIM
Description
IC 8051 MCU FLASH 16K 28PLCC
Manufacturer
Atmel
Series
AT89C CANr
Datasheets
1.T89C51CC02CA-TDSIM.pdf
(159 pages)
2.T89C51CC02CA-TDSIM.pdf
(33 pages)
3.T89C51CC02CA-TDSIM.pdf
(29 pages)
4.T89C51CC02CA-TDSIM.pdf
(148 pages)
Specifications of T89C51CC02UA-SISIM
Core Processor
8051
Core Size
8-Bit
Speed
40MHz
Connectivity
CAN, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
20
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
28-PLCC
For Use With
AT89STK-06 - KIT DEMOBOARD 8051 MCU W/CAN
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
T89C51CC02UASISIM
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Watchdog Timer
Figure 31. Watchdog Timer
4126F–CAN–12/03
Fwd Clock
RESET
-
WDTPRG
T89C51CC02 contains a powerful programmable hardware Watchdog Timer (WDT) that
automatically resets the chip if it software fails to reset the WDT before the selected time
interval has elapsed. It permits large Timeout ranging from 16ms to 2s @f
in X1 mode.
This WDT consists of a 14-bit counter plus a 7-bit programmable counter, a Watchdog
Timer reset register (WDTRST) and a Watchdog Timer programming (WDTPRG) regis-
ter. When exiting reset, the WDT is -by default- disable.
To enable the WDT, the user has to write the sequence 1EH and E1H into WDTRST
register with no instruction between the two writes. When the Watchdog Timer is
enabled, it will increment every machine cycle while the oscillator is running and there is
no way to disable the WDT except through reset (either hardware reset or WDT over-
flow reset). When WDT overflows, it will generate an output RESET pulse at the RST
pin. The RESET pulse duration is 96xT
the WDT, it should be serviced in those sections of code that will periodically be exe-
cuted within the time required to prevent a WDT reset
Note:
-
-
Clock
Fwd
When the watchdog is enable it is impossible to change its period.
WDTRST
-
14-bit Counter
Enable
-
2
1
PS
0
WR
6
OSC
Control
Decoder
, where T
7-bit Counter
Outputs
OSC
CPU and Peripheral
Clock
=1/f
OSC
. To make the best use of
T89C51CC02
RESET
OSC
= 12 MHz
67