HD6412350F20 Renesas Electronics America, HD6412350F20 Datasheet - Page 57

• Manufacturer Part Number: HD6412350F20
• Description: IC H8S MPU ROMLESS 5V 128QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2300r

Specifications of HD6412350F20

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: SCI, SmartCard
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 87
• Program Memory Type: ROMless
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 128-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -

2.1
This section explains how to read the tables in section 2.2, describing each instruction. Note that
the descriptions of some instructions extend over more than one page.
[1] Mnemonic (Full Name): Gives the full and mnemonic names of the instruction.
[2] Type: Indicates the type of instruction.
[3] Operation: Describes the instruction in symbolic notation. (See section 2.1.2, Operation.)
[4] Assembly-Language Format: Indicates the assembly-language format of the instruction.
[5] Operand Size: Indicates the available operand sizes.
[6] Condition Code: Indicates the effect of instruction execution on the flag bits in the CCR.
[7] Description: Describes the operation of the instruction in detail.
[8] Available Registers: Indicates which registers can be specified in the register field of the
[9] Operand Format and Number of States Required for Execution: Shows the addressing
[10] Notes: Gives notes concerning execution of the instruction.
(See section 2.1.1, Assembler Format.)
(See section 2.1.3, Condition Code.)
instruction.
modes and instruction format together with the number of states required for execution.
Tables and Symbols
[1] Mnemonic (Full Name)
[3] Operation
[4] Assembly-Language Format
[5] Operand Size
[7] Description
[8] Available Registers
[9] Operand Format and Number of States Required for Execution
[10] Notes
Section 2 Instruction Descriptions
[6] Condition Code
Rev. 4.00 Feb 24, 2006 page 41 of 322
Section 2 Instruction Descriptions
[2] Type
REJ09B0139-0400