T5743P3-TGQ Atmel, T5743P3-TGQ Datasheet - Page 21

• Manufacturer Part Number: T5743P3-TGQ
• Description: IC RCVR ASK/FSK 300MHZ 20-SOIC
• Manufacturer: Atmel

Specifications of T5743P3-TGQ

• Frequency: 300MHz ~ 450MHz
• Sensitivity: -108dBm
• Data Rate - Maximum: 10 kBaud
• Modulation Or Protocol: ASK, FSK
• Applications: General Purpose Data Transmission Systems
• Current - Receiving: 30mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Voltage - Supply: 4.5 V ~ 5.5 V
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 20-SOIC (0.300", 7.50mm Width)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Features: -
• Memory Size: -
• Other names: T5743P3-TGQTR

Digital Noise
Suppression
Automatic Noise Suppression
(see Figure 29)
4569A–RKE–12/02
Figure 26. Timing Characteristic of the Data Clock (Rising Edge on Pin DATA)
Figure 27. Timing Characteristic of the Data Clock (Falling Edge of the Pin DATA)
After a data transmission, digital noise appears on the data output (see Figure 28). To
prevent that digital noise keeps the connected microcontroller busy, it can be sup-
pressed in two different ways.
If the bit Noise_Disable (Table 10) in the OPMODE register is set to 1 (default), the
receiver changes to bit-check mode at the end of a valid data stream. The digital noise
is suppressed and the level at Pin DATA is High in that case. The receiver changes
back to receiving mode, if the bit check was successful.
This way to suppress the noise is recommended if the data stream is Manchester or Bi-
phase coded and is active after power on.
Figure 30 illustrates the behavior of the data output at the end of a data stream. Note
that if the last period of the data stream is a high period (rising edge to falling edge), a
pulse occurs on Pin DATA. The length of the pulse depends on the selected baud-rate
range.
Serial bi-directional
data line
Data_In
DATA_CLK
Data_Out
Data_Out
Serial bi-directional
data line
Data_In
DATA_CLK
V
V
Il
Ih
= 0,65 * V S
= 0,35 * V S
V
X
t
Delay1
t
t
Delay
Delay1
t
Delay
t
Delay2
t
P_Data_Clk
t
Delay2
t
P_Data_Clk
V
V
V
X
Ih
Il
= 0,35 * V S
= 0,65 * V S
T5743
21