ATA5429-PLQW Atmel, ATA5429-PLQW Datasheet - Page 20
![IC TXRX ASK/FSK 915MHZ 48-QFN](/photos/7/34/73471/48-vqfn-6_543-5130_01-4_sml.jpg)
ATA5429-PLQW
Manufacturer Part Number
ATA5429-PLQW
Description
IC TXRX ASK/FSK 915MHZ 48-QFN
Manufacturer
Atmel
Specifications of ATA5429-PLQW
Frequency
915MHz
Data Rate - Maximum
20kbps
Modulation Or Protocol
ASK, FSK
Applications
Alarm, ISM, Telemetry
Power - Output
5dBm
Sensitivity
-112.5dBm
Voltage - Supply
2.4 V ~ 3.6 V or 4.4 V ~ 6.6 V
Current - Receiving
10.5mA
Current - Transmitting
10mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Product Depth (mm)
7mm
Product Height (mm)
0.9mm
Product Length (mm)
7mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Memory Size
-
Lead Free Status / Rohs Status
Compliant
Other names
ATA5429-PLQW
ATA5429-PLQWTR
ATA5429-PLQWTR
Figure 3-9.
3.12
20
Output Power Setting and PA Matching at RF_OUT
ATA5423/ATA5425/ATA5428/ATA5429
Ref 10 dB
W1 S2
FSK-modulated TX Spectrum (433.92 MHz/20 Kbit/s/±16.17 kHz/Manchester Code)
S3 FC
Samp
VAvg
Log
dB/
Center 433.92 MHz
Res BW 10 kHz
10
50
The Power Amplifier (PA) is a single-ended open collector stage which delivers a current pulse
which is nearly independent of supply voltage, temperature and tolerances due to band gap sta-
bilization. Resistor R
current in the PA. A higher resistor value results in a lower reference current, a lower output
power and a lower current consumption of the PA. The usable range of R
PWR_H switches the output power range between about 0 dBm to 5 dBm (PWR_H = GND) and
5 dBm to 10 dBm (PWR_H = AVCC) by multiplying this reference current by a factor 1
(PWR_H = GND) and 2.5 (PWR_H = AVCC), which corresponds to about 5 dB more output
power.
If the PA is switched off in TX mode, the current consumption without output stage with
VS1 = VS2 = 3 V, T
433.92 MHz.
The maximum output power is achieved with optimum load resistances R
3-7 on page 22
absorbing it into the matching network consisting of L
21. There must also be a low resistive DC path to AVCC to deliver the DC current of the power
amplifier's last stage. The matching of the PA output was done with the circuit shown in
3-10 on page 21
ments may be necessary to compensate for individual board layouts.
with compensation of the 1.0 pF output capacitance of the RF_OUT pin by
with the values in
Atten 20 dB
amb
1
, see
= 25°C is typically 6.5 mA for 868.3 MHz and 6.95 mA for 315 MHz and
Figure 3-10 on page
VBW 10 kHz
Table 3-7 on page
21, sets a reference current which controls the
1
, C
22. Note that value changes of these ele-
1
, C
3
Span 1 MHz
Sweep 27.5 ms (401 pts)
as shown in
1
Lopt
is 15 k to 56 k . Pin
Figure 3-10 on page
according to
4841D–WIRE–10/07
Figure
Table