ATMEGA32A-AN Atmel, ATMEGA32A-AN Datasheet - Page 178

• Manufacturer Part Number: ATMEGA32A-AN
• Description: IC MCU AVR 32K FLASH 44TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA32A-AN

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Size: 32KB (16K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-TQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

20.2.1
20.2.2
20.3
20.3.1
20.3.2
8155C–AVR–02/11
Data Transfer and Frame Format
TWI Terminology
Electrical Interconnection
Transferring Bits
START and STOP Conditions
The following definitions are frequently encountered in this section.
Table 20-1.
As depicted in
pull-up resistors. The bus drivers of all TWI-compliant devices are open-drain or open-collector.
This implements a wired-AND function which is essential to the operation of the interface. A low
level on a TWI bus line is generated when one or more TWI devices output a zero. A high level
is output when all TWI devices tri-state their outputs, allowing the pull-up resistors to pull the line
high. Note that all AVR devices connected to the TWI bus must be powered in order to allow any
bus operation.
The number of devices that can be connected to the bus is only limited by the bus capacitance
limit of 400 pF and the 7-bit slave address space. A detailed specification of the electrical char-
acteristics of the TWI is given in
different sets of specifications are presented there, one relevant for bus speeds below 100kHz,
and one valid for bus speeds up to 400kHz.
Each data bit transferred on the TWI bus is accompanied by a pulse on the clock line. The level
of the data line must be stable when the clock line is high. The only exception to this rule is for
generating start and stop conditions.
Figure 20-2. Data Validity
The master initiates and terminates a data transmission. The transmission is initiated when the
master issues a START condition on the bus, and it is terminated when the master issues a
STOP condition. Between a START and a STOP condition, the bus is considered busy, and no
other master should try to seize control of the bus. A special case occurs when a new START
Term
Master
Slave
Transmitter
Receiver
TWI Terminology
Figure
Description
The device that initiates and terminates a transmission. The master also generates the
SCL clock.
The device addressed by a master.
The device placing data on the bus.
The device reading data from the bus.
20-1, both bus lines are connected to the positive supply voltage through
SDA
SCL
“Two-wire Serial Interface Characteristics” on page
Data Stable
Data Change
Data Stable
ATmega32A
300. Two
178