AFS600-FGG256 Actel, AFS600-FGG256 Datasheet - Page 159

FPGA - Field Programmable Gate Array 600K System Gates

AFS600-FGG256

Manufacturer Part Number
AFS600-FGG256
Description
FPGA - Field Programmable Gate Array 600K System Gates
Manufacturer
Actel
Datasheet

Specifications of AFS600-FGG256

Processor Series
AFS600
Core
IP Core
Maximum Operating Frequency
1098.9 MHz
Number Of Programmable I/os
119
Data Ram Size
110592
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
AFS-Eval-Kit, AFS-BRD600, FlashPro 3, FlashPro Lite, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
600 K
Package / Case
FPBGA-256
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AFS600-FGG256
Manufacturer:
Actel
Quantity:
135
Part Number:
AFS600-FGG256
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
AFS600-FGG256
Manufacturer:
ACTEL/爱特
Quantity:
20 000
Part Number:
AFS600-FGG256I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
AFS600-FGG256K
Manufacturer:
Microsemi SoC
Quantity:
10 000
Table 2-71 • Levels of Hot-Swap Support
Hot
Swapping
Level
1
2
3
4
Hot-swap on
Description
while reset
Cold-swap
Hot-swap
Hot-swap
Hot-Swap Support
Hot-swapping (also called hot plugging) is the operation of hot insertion or hot removal of a card in (or
from) a powered-up system. The levels of hot-swap support and examples of related applications are
described in
compliance is required.
while bus
an active
bus
idle
to Device Bus State
Applied
Power
Table
Yes
Yes
Yes
No
2-71. The I/Os also need to be configured in hot insertion mode if hot plugging
Held in
reset state
Held idle
(no ongoing
I/O
processes
during
insertion/re
moval)
Bus may
have active
I/O
processes
ongoing,
but device
being
inserted or
removed
must be
idle.
Must be made
and
maintained for
1 ms before,
during, and
after insertion/
removal
Same as
Level 2
Same as
Level 2
Connection
Ground
Card
R e v i s i o n 1
to Bus Pins
Must remain
glitch-free
during
power-up or
power-down
Same as
Level 3
Connected
Circuitry
Device
System and card with
Actel FPGA chip are
powered down, then
card gets plugged into
system, then power
supplies are turned on
for system but not for
FPGA on card.
In PCI hot plug
specification, reset
control circuitry
isolates the card
busses until the card
supplies are at their
nominal operating
levels and stable.
Board bus shared
with card bus is
"frozen," and there is
no toggling activity on
bus. It is critical that
the logic states set on
the bus signal do not
get disturbed during
card
insertion/removal.
There is activity on
the system bus, and it
is critical that the logic
states set on the bus
signal do not get
disturbed during card
insertion/removal.
Cards that Contain
Actel Fusion Family of Mixed Signal FPGAs
Application with
Fusion Devices
Example of
Compliant I/Os
can but do not
have to be set to
hot insertion
mode.
Compliant I/Os
can but do not
have to be set to
hot insertion
mode.
Compliant with
cards with two
levels of staging.
I/Os have to be
set to hot
insertion mode.
Compliant with
cards with two
levels of staging.
I/Os have to be
set to hot
insertion mode.
Fusion Devices
Compliance of
2- 143

Related parts for AFS600-FGG256