A40MX02-PLG68 Actel, A40MX02-PLG68 Datasheet - Page 63

• Manufacturer Part Number: A40MX02-PLG68
• Description: FPGA - Field Programmable Gate Array 3K System Gates
• Manufacturer: Actel

Specifications of A40MX02-PLG68

• Processor Series: A40MX02
• Core: IP Core
• Number Of Macrocells: 295
• Maximum Operating Frequency: 250 MHz
• Number Of Programmable I/os: 57
• Delay Time: 5.6 ns
• Supply Voltage (max): 5.5 V
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Development Tools By Supplier: Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
• Mounting Style: SMD/SMT
• Supply Voltage (min): 3 V
• Number Of Gates: 3000
• Package / Case: PLCC-68
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 34 •
Parameter Description
Input Module Propagation Delays
t
t
t
t
Input Module Predicted Routing Delays
t
t
t
t
t
Global Clock Network
t
t
t
t
t
t
t
t
f
Notes:
1. For dual-module macros, use t
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/
5. Delays based on 35 pF loading.
INYH
INYL
INGH
INGL
IRD1
IRD2
IRD3
IRD4
IRD8
CKH
CKL
PWH
PWL
CKSW
SUEXT
HEXT
P
MAX
device performance. Post-route timing analysis or simulation is required to determine actual performance.
obtained from the Timer utility.
hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to
the G input subtracts (adds) to the internal setup (hold) time.
A42MX16 Timing Characteristics (Nominal 5.0V Operation) (Continued)
(Worst-Case Commercial Conditions, V
Pad-to-Y HIGH
Pad-to-Y LOW
G to Y HIGH
G to Y LOW
FO=1 Routing Delay
FO=2 Routing Delay
FO=3 Routing Delay
FO=4 Routing Delay
FO=8 Routing Delay
Input LOW to HIGH
Input HIGH to LOW
Minimum
Width HIGH
Minimum
Width LOW
Maximum Skew
Input Latch External
Set-Up
Input Latch External
Hold
Minimum Period
Maximum
Frequency
Pulse
Pulse
PD1
FO = 32
FO = 384
FO = 32
FO = 384
FO = 32
FO = 384
FO = 32
FO = 384
FO = 32
FO = 384
FO = 32
FO = 384
FO = 32
FO = 384
FO = 32
FO = 384
FO = 32
FO = 384
+ t
RD1
2
+ t
PDn
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
‘–3’ Speed
3.2
3.7
3.2
3.7
0.0
0.0
2.8
3.2
4.2
4.6
, t
CO
+ t
CCA
237
215
1.1
0.8
1.4
1.4
1.8
2.1
2.3
2.6
3.6
2.6
2.9
3.8
4.5
0.3
0.3
RD1
= 4.75V, T
+ t
PDn
v6.1
4.67
‘–2’ Speed
3.5
4.1
3.5
4.1
0.0
0.0
3.1
3.5
5.1
, or t
J
PD1
= 70°C)
215
195
1.2
0.9
1.6
1.6
2.0
2.3
2.6
3.0
4.0
2.9
3.2
4.2
5.0
0.4
0.4
+ t
RD1
‘–1’ Speed
4.0
4.6
4.0
4.6
0.0
0.0
5.5
4.0
5.1
5.6
+ t
SUD
198
179
, point and position whichever is appropriate.
1.3
1.0
1.8
1.8
2.3
2.6
3.0
3.3
4.6
3.3
3.6
4.8
5.6
0.4
0.4
‘Std’ Speed
4.7
5.4
4.7
5.4
0.0
0.0
4.1
4.7
5.8
6.4
40MX and 42MX FPGA Families
172
156
1.6
1.2
2.1
2.1
2.7
3.1
3.5
3.9
5.4
3.9
4.3
5.6
6.6
0.5
0.5
10.7
‘–F’ Speed
6.6
7.6
6.6
7.6
0.0
0.0
5.7
6.6
9.7
103
2.2
1.7
2.9
2.9
4.0
4.3
4.9
5.4
7.5
5.4
6.0
7.8
9.2
0.7
0.7
94
Units
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1-57