PCA85132U/2DB/Q1,0 NXP Semiconductors, PCA85132U/2DB/Q1,0 Datasheet - Page 22

• Manufacturer Part Number: PCA85132U/2DB/Q1,0
• Description: IC LCD DRIVER 32 UNCASED
• Manufacturer: NXP Semiconductors

Specifications of PCA85132U/2DB/Q1,0

• Display Type: LCD
• Configuration: Multiple
• Interface: I²C
• Digits Or Characters: Any Digit Type
• Current - Supply: 60µA
• Voltage - Supply: 1.8 V ~ 5.5 V
• Operating Temperature: -40°C ~ 95°C
• Mounting Type: *
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

NXP Semiconductors
PCA85132_1
Product data sheet
7.16.2 System configuration
7.16.3 Acknowledge
A device generating a message is a transmitter; a device receiving a message is the
receiver. The device that controls the message is the master and the devices which are
controlled by the master are the slaves. The system configuration is shown in
The number of data bytes transferred between the START and STOP conditions from
transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge
cycle.
Acknowledgement on the I
Fig 14. System configuration
Fig 15. Acknowledgement on the I
•
•
•
•
A slave receiver which is addressed must generate an acknowledge after the
reception of each byte.
Also a master receiver must generate an acknowledge after the reception of each
byte that has been clocked out of the slave transmitter.
The device that acknowledges must pull-down the SDA line during the acknowledge
clock pulse, so that the SDA line is stable LOW during the HIGH period of the
acknowledge related clock pulse (set-up and hold times must be taken into
consideration).
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
SCL
SDA
by transmitter
data output
by receiver
data output
TRANSMITTER/
SCL from
RECEIVER
master
MASTER
All information provided in this document is subject to legal disclaimers.
condition
START
S
Rev. 01 — 6 May 2010
RECEIVER
2
C-bus is shown in
SLAVE
1
2
C-bus
TRANSMITTER/
RECEIVER
SLAVE
Figure
2
LCD driver for low multiplex rates
15.
TRANSMITTER
MASTER
not acknowledge
acknowledge
8
PCA85132
acknowledgement
clock pulse for
TRANSMITTER/
© NXP B.V. 2010. All rights reserved.
RECEIVER
MASTER
9
mbc602
Figure
mga807
22 of 53
14.