PCA85132U/2DB/Q1,0 NXP Semiconductors, PCA85132U/2DB/Q1,0 Datasheet - Page 39

no-image

PCA85132U/2DB/Q1,0

Manufacturer Part Number
PCA85132U/2DB/Q1,0
Description
IC LCD DRIVER 32 UNCASED
Manufacturer
NXP Semiconductors
Datasheet

Specifications of PCA85132U/2DB/Q1,0

Display Type
LCD
Configuration
Multiple
Interface
I²C
Digits Or Characters
Any Digit Type
Current - Supply
60µA
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 95°C
Mounting Type
*
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
NXP Semiconductors
PCA85132_1
Product data sheet
Table 21.
In the cascaded applications, the OSC pin of the PCA85132 with subaddress 0 is
connected to V
the CLK pin. The other PCA85132 devices are having the OSC pin connected to V
meaning that these devices are ready to receive external clock, the signal being provided
by the device with subaddress 0.
In the case that the master is providing the clock signal to the slave devices, care must be
taken that the sending of display enable or disable will be received by both, the master
and the slaves at the same time. When the display is disabled the output from pin CLK is
disabled too. The disconnection of the clock may result in a DC component for the display.
Alternatively, the schematic can be also constructed such that all the devices have OSC
pin connected to V
connected to the same external CLK).
A configuration where SYNC is connected but all PCA85132 are using the internal clock
(OSC pin tied to V
Number of devices
2
3 to 5
6 to 8
SYNC contact resistance
SS
All information provided in this document is subject to legal disclaimers.
so that this device uses its internal clock to generate a clock signal at
SS
DD
) is not recommended and may lead to display artifacts!
and thus an external CLK being provided for the system (all devices
Rev. 01 — 6 May 2010
Maximum contact resistance
6000 Ω
2200 Ω
1200 Ω
LCD driver for low multiplex rates
PCA85132
© NXP B.V. 2010. All rights reserved.
DD
39 of 53
,

Related parts for PCA85132U/2DB/Q1,0