LIS302DLH STMicroelectronics, LIS302DLH Datasheet - Page 27
![SENSOR ACCELEROMETER 3AXIS 14LGA](/photos/18/36/183612/14-lga_pkg_sml.jpg)
LIS302DLH
Manufacturer Part Number
LIS302DLH
Description
SENSOR ACCELEROMETER 3AXIS 14LGA
Manufacturer
STMicroelectronics
Datasheet
1.LIS302DLH.pdf
(37 pages)
Specifications of LIS302DLH
Featured Product
STM32 Cortex-M3 Companion Products
Axis
X, Y, Z
Acceleration Range
±2.3g, 9.2g
Sensitivity
18mg/digit, 72mg/digit
Voltage - Supply
2.16 V ~ 3.6 V
Output Type
Digital
Bandwidth
100Hz ~ 400Hz Selectable
Interface
I²C, SPI
Mounting Type
Surface Mount
Package / Case
14-LGA
Package Type
LGA
Operating Supply Voltage (min)
2.16V
Operating Supply Voltage (typ)
2.5V
Operating Supply Voltage (max)
3.6V
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Product Depth (mm)
3mm
Product Height (mm)
0.92mm
Product Length (mm)
5mm
Mounting
Surface Mount
Pin Count
14
Sensing Axis
Triple
Acceleration
2 g, 4 g, 8 g
Digital Output - Number Of Bits
16 bit
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.16 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Digital Output - Bus Interface
I2C, SPI
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-10052
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LIS302DLHS0.5
Manufacturer:
INNOLUX
Quantity:
1 000
Company:
Part Number:
LIS302DLHTR
Manufacturer:
SANYO
Quantity:
11
LIS302DLH
7.4
7.5
CTRL_REG3 [Interrupt CTRL register] (22h)
Table 25.
Table 26.
Table 27.
CTRL_REG4 (23h)
Table 28.
IHL
PP_OD
LIR2
I2_CFG1,
I2_CFG0
LIR1
I1_CFG1,
I1_CFG0
BDU
IHL
I1(2)_CFG1
0
0
1
1
CTRL_REG3 register
CTRL_REG3 description
Data signal on INT 1 and INT 2 pad
CTRL_REG4 register
PP_OD
BLE
Interrupt active high, low. Default value: 0
(0: active high; 1:active low)
Push-pull/Open drain selection on interrupt pad. Default value 0.
(0: push-pull; 1: open drain)
Latch interrupt request on INT2_SRC register, with INT2_SRC register cleared by
reading INT2_SRC itself. Default value: 0.
(0: interrupt request not latched; 1: interrupt request latched)
Data signal on INT 2 pad control bits. Default value: 00.
(see table below)
Latch interrupt request on INT1_SRC register, with INT1_SRC register cleared by
reading INT1_SRC register. Default value: 0.
(0: interrupt request not latched; 1: interrupt request latched)
Data signal on INT 1 pad control bits. Default value: 00.
(see table below)
LIR2
FS1
I1(2)_CFG0
Doc ID 15797 Rev 1
0
1
0
1
I2_CFG1
FS0
I2_CFG0
STsign
Interrupt 1 source OR interrupt 2 source
Interrupt 1 (2) source
LIR1
0
INT 1(2) Pad
Boot running
Data ready
Register description
I1_CFG1
ST
I1_CFG0
SIM
27/37