SC16C752BIB48 NXP Semiconductors, SC16C752BIB48 Datasheet - Page 47

IC, UART, DUAL, 64BYTE FIFO, 16C752

SC16C752BIB48

Manufacturer Part Number
SC16C752BIB48
Description
IC, UART, DUAL, 64BYTE FIFO, 16C752
Manufacturer
NXP Semiconductors
Datasheet

Specifications of SC16C752BIB48

No. Of Channels
2
Data Rate
5Mbps
Supply Voltage Range
2.25V To 5.5V
Operating Temperature Range
-40°C To +85°C
Digital Ic Case Style
LQFP
No. Of Pins
48
Svhc
No SVHC (18-Jun-2010)
Uart Features
DMA Signalling Capability, Software Selectable Baud Rate Generator
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC16C752BIB48
Manufacturer:
NXP Semiconductors
Quantity:
1 940
Part Number:
SC16C752BIB48
Manufacturer:
TI
Quantity:
430
Part Number:
SC16C752BIB48
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SC16C752BIB48,128
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C752BIB48,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C752BIB48,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
18. Contents
1
2
3
4
5
5.1
5.2
6
6.1
6.2
6.2.1
6.2.2
6.3
6.3.1
6.3.2
6.3.3
6.3.3.1
6.4
6.5
6.5.1
6.5.2
6.6
6.6.1
6.6.1.1
6.6.1.2
6.6.2
6.6.2.1
6.6.2.2
6.7
6.8
6.9
7
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
7.10
7.11
7.12
7.13
7.14
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Ordering information . . . . . . . . . . . . . . . . . . . . . 2
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pinning information . . . . . . . . . . . . . . . . . . . . . . 4
Functional description . . . . . . . . . . . . . . . . . . . 7
Register descriptions . . . . . . . . . . . . . . . . . . . 19
Auto-RTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Auto-CTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Single DMA transfers
(DMA mode 0/FIFO disable). . . . . . . . . . . . . . 15
Block DMA transfers (DMA mode 1). . . . . . . . 16
Programmable baud rate generator . . . . . . . . 17
Receiver Holding Register (RHR). . . . . . . . . . 21
Enhanced Feature Register (EFR) . . . . . . . . . 28
Transmission Control Register (TCR). . . . . . . 29
Trigger Level Register (TLR) . . . . . . . . . . . . . 30
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5
Trigger levels . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Hardware flow control . . . . . . . . . . . . . . . . . . . . 7
Software flow control . . . . . . . . . . . . . . . . . . . . 9
Receive flow control . . . . . . . . . . . . . . . . . . . . 10
Transmit flow control. . . . . . . . . . . . . . . . . . . . 10
Software flow control example . . . . . . . . . . . . 11
Assumptions . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Interrupt mode operation . . . . . . . . . . . . . . . . 14
Polled mode operation . . . . . . . . . . . . . . . . . . 14
DMA operation . . . . . . . . . . . . . . . . . . . . . . . . 15
Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Sleep mode . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Break and time-out conditions . . . . . . . . . . . . 17
Transmit Holding Register (THR) . . . . . . . . . . 21
FIFO Control Register (FCR) . . . . . . . . . . . . . 22
Line Control Register (LCR) . . . . . . . . . . . . . . 23
Line Status Register (LSR) . . . . . . . . . . . . . . . 24
Modem Control Register (MCR) . . . . . . . . . . . 25
Modem Status Register (MSR) . . . . . . . . . . . . 26
Interrupt Enable Register (IER) . . . . . . . . . . . 27
Interrupt Identification Register (IIR). . . . . . . . 28
Divisor latches (DLL, DLM). . . . . . . . . . . . . . . 29
FIFO ready register . . . . . . . . . . . . . . . . . . . . 30
5 V, 2.2 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs
8
9
10
11
11.1
12
13
13.1
13.2
13.3
13.4
14
15
16
16.1
16.2
16.3
16.4
17
18
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP B.V. 2010.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Programmer’s guide . . . . . . . . . . . . . . . . . . . . 31
Limiting values . . . . . . . . . . . . . . . . . . . . . . . . 33
Static characteristics . . . . . . . . . . . . . . . . . . . 33
Dynamic characteristics. . . . . . . . . . . . . . . . . 34
Package outline. . . . . . . . . . . . . . . . . . . . . . . . 40
Soldering of SMD packages . . . . . . . . . . . . . . 42
Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 44
Revision history . . . . . . . . . . . . . . . . . . . . . . . 44
Legal information . . . . . . . . . . . . . . . . . . . . . . 45
Contact information . . . . . . . . . . . . . . . . . . . . 46
Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Timing diagrams. . . . . . . . . . . . . . . . . . . . . . . 35
Introduction to soldering. . . . . . . . . . . . . . . . . 42
Wave and reflow soldering. . . . . . . . . . . . . . . 42
Wave soldering . . . . . . . . . . . . . . . . . . . . . . . 42
Reflow soldering . . . . . . . . . . . . . . . . . . . . . . 43
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 45
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 46
SC16C752B
Date of release: 30 November 2010
Document identifier: SC16C752B
All rights reserved.

Related parts for SC16C752BIB48