EPF8282ALC84-4N Altera, EPF8282ALC84-4N Datasheet - Page 26

• Manufacturer Part Number: EPF8282ALC84-4N
• Description: IC, PLD, 208 MACROCELL, 60MHZ, PLCC-84
• Manufacturer: Altera
• Series: FLEX 8Kr

Specifications of EPF8282ALC84-4N

• No. Of Macrocells: 208
• No. Of I/o's: 64
• Global Clock Setup Time: 1.2ns
• Frequency: 60MHz
• Supply Voltage Range: 3V To 3.6V
• Operating Temperature Range: 0°C To +70°C
• Family Name: FLEX 8000
• Number Of Usable Gates: 2500
• Number Of Logic Blocks/elements: 208
• # Registers: 282
• # I/os (max): 78
• Frequency (max): 125MHz
• Process Technology: CMOS
• Operating Supply Voltage (typ): 5V
• Logic Cells: 208
• Device System Gates: 2500
• Operating Supply Voltage (min): 4.75V
• Operating Supply Voltage (max): 5.25V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 84
• Package Type: PLCC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

FLEX 8000 Programmable Logic Device Family Data Sheet
26
Generic Testing
f
For detailed information on JTAG operation in FLEX 8000 devices, refer to
Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera
Devices).
Each FLEX 8000 device is functionally tested and specified by Altera.
Complete testing of each configurable SRAM bit and all logic
functionality ensures 100% configuration yield. AC test measurements for
FLEX 8000 devices are made under conditions equivalent to those shown
in
during all stages of the production flow.
t
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
JCP
JCH
JCL
JPSU
JPH
JPCO
JPZX
JPXZ
JSSU
JSH
JSCO
JSZX
JSXZ
Table 8. JTAG Timing Parameters & Values
Figure
TCK clock period
TCK clock high time
TCK clock low time
JTAG port setup time
JTAG port hold time
JTAG port clock to output
JTAG port high-impedance to valid output
JTAG port valid output to high-impedance
Capture register setup time
Capture register hold time
Update register clock to output
Update register high-impedance to valid output
Update register valid output to high-impedance
15. Designers can use multiple test patterns to configure devices
Parameter
Altera Corporation
EPF8282A
EPF8282AV
EPF8636A
EPF8820A
EPF81500A
Min
100
50
50
20
45
20
45
Max
25
25
25
35
35
35
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns