S29JL064H70TFI000 Spansion Inc., S29JL064H70TFI000 Datasheet - Page 31

IC, FLASH, 64MBIT, 70NS, TSOP-48

S29JL064H70TFI000

Manufacturer Part Number
S29JL064H70TFI000
Description
IC, FLASH, 64MBIT, 70NS, TSOP-48
Manufacturer
Spansion Inc.
Datasheet

Specifications of S29JL064H70TFI000

Memory Type
Flash
Memory Size
64Mbit
Memory Configuration
8M X 8 / 4M X 16
Ic Interface Type
CFI, Parallel
Access Time
70ns
Supply Voltage Range
2.7 To 3.6 V
Memory Case Style
TSOP
Data Bus Width
8 bit, 16 bit
Architecture
Boot Sector
Interface Type
Conventional
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.7 V
Maximum Operating Current
10 mA
Mounting Style
SMD/SMT
Operating Temperature
+ 85 C
Package / Case
TSOP-48
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S29JL064H70TFI000
Quantity:
8 000
Part Number:
S29JL064H70TFI000
Quantity:
8 000
Part Number:
S29JL064H70TFI000
Manufacturer:
PANSION
Quantity:
20 000
Company:
Part Number:
S29JL064H70TFI000
Quantity:
43
Part Number:
S29JL064H70TFI000H
Manufacturer:
SPANSION
Quantity:
121
Part Number:
S29JL064H70TFI000H
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
S29JL064H70TFI000H
Manufacturer:
SPANSION
Quantity:
1 000
10. Command Definitions
10.1
10.2
September 8, 2009 S29JL064H_00_A8
Reading Array Data
Reset Command
Writing specific address and data commands or sequences into the command register initiates device
operations.
and data values or writing them in the improper sequence may place the device in an unknown state. A reset
command is then required to return the device to reading array data.
All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on
the rising edge of WE# or CE#, whichever happens first. Refer to
diagrams.
The device is automatically set to reading array data after device power-up. No commands are required to
retrieve data. Each bank is ready to read array data after completing an Embedded Program or Embedded
Erase algorithm.
After the device accepts an Erase Suspend command, the corresponding bank enters the erase-suspend-
read mode, after which the system can read data from any non-erase-suspended sector within the same
bank. The system can read array data using the standard read timing, except that if it reads at an address
within erase-suspended sectors, the device outputs status data. After completing a programming operation in
the Erase Suspend mode, the system may once again read array data with the same exception. See
Suspend/Erase Resume Commands on page 35
The system must issue the reset command to return a bank to the read (or erase-suspend-read) mode if DQ5
goes high during an active program or erase operation, or if the bank is in the autoselect mode. See
Command on page 31
See
on page 46
Writing the reset command resets the banks to the read or erase-suspend-read mode. Address bits are don’t
cares for this command.
The reset command may be written between the sequence cycles in an erase command sequence before
erasing begins. This resets the bank to which the system was writing to the read mode. Once erasure begins,
however, the device ignores reset commands until the operation is complete.
The reset command may be written between the sequence cycles in a program command sequence before
programming begins. This resets the bank to which the system was writing to the read mode. If the program
command sequence is written to a bank that is in the Erase Suspend mode, writing the reset command
returns that bank to the erase-suspend-read mode. Once programming begins, however, the device ignores
reset commands until the operation is complete.
The reset command may be written between the sequence cycles in an autoselect command sequence.
Once in the autoselect mode, the reset command must be written to return to the read mode. If a bank
entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns that bank
to the erase-suspend-read mode.
If DQ5 goes high during a program or erase operation, writing the reset command returns the banks to the
read mode (or erase-suspend-read mode if that bank was in Erase Suspend).
Requirements for Reading Array Data on page 15
Table 10.1 on page 36
provides the read parameters, and
for more information.
D a t a
S h e e t
defines the valid register command sequences. Writing incorrect address
S29JL064H
Figure 17.1 on page 46
for more information.
for more information.
AC Characteristics on page 46
shows the timing diagram.
Read-Only Operations
for timing
Reset
Erase
31

Related parts for S29JL064H70TFI000