SAF-XC886CM-8FFI Infineon Technologies, SAF-XC886CM-8FFI Datasheet - Page 93

no-image

SAF-XC886CM-8FFI

Manufacturer Part Number
SAF-XC886CM-8FFI
Description
MCU, 8BIT, 32K FLASH, 5V, XC800, 48TQFP
Manufacturer
Infineon Technologies
Datasheet

Specifications of SAF-XC886CM-8FFI

Controller Family/series
XC800
Ram Memory Size
1792Byte
No. Of Timers
4
No. Of Pwm Channels
4
Digital Ic Case Style
TQFP
Core Size
8bit
Program Memory Size
32KB
Peripherals
ADC, PWM, Timer

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAF-XC886CM-8FFI 3V3 AC
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
SAF-XC886CM-8FFI 5V AC
Manufacturer:
INFINEON
Quantity:
3 888
Part Number:
SAF-XC886CM-8FFI 5V AC
Manufacturer:
Infineon Technologies
Quantity:
10 000
fractional divider) for generating a wide range of baud rates based on its input clock
see
Figure 30
The baud rate timer is a count-down timer and is clocked by either the output of the
fractional divider (
output of the prescaler (
generation, the fractional divider must be configured to fractional divider mode
(FDCON.FDM = 0). This allows the baud rate control run bit BCON.R to be used to start
or stop the baud rate timer. At each timer underflow, the timer is reloaded with the 8-bit
reload value in register BG and one clock pulse is generated for the serial channel.
Enabling the fractional divider in normal divider mode (FDEN = 1 and FDM = 1) stops the
baud rate timer and nullifies the effect of bit BCON.R. See
The baud rate (
Data Sheet
Input clock
Prescaling factor (2
Fractional divider (STEP/256) defined by register FDSTEP
(to be considered only if fractional divider is enabled and operating in fractional
divider mode)
8-bit reload value (BR_VALUE) for the baud rate timer defined by register BG
f
PCLK
Figure
Prescaler
30.
FDEN
FDM
Baud-rate Generator Circuitry
f
f
PCLK
f
BR
DIV
) value is dependent on the following parameters:
f
MOD
clk
) if the fractional divider is enabled (FDCON.FDEN = 1), or the
BRPRE
f
DIV
Fractional Divider
) if the fractional divider is disabled (FDEN = 0). For baud rate
Adder
) defined by bit field BRPRE in register BCON
FDRES
1
1
FDSTEP
0
f
MOD
‘0’
f
DIV
86
0
(overflow)
FDEN&FDM
10
11
01
00
10
00
01
11
R
0
1
Section
NDOV
Functional Description
8-Bit Baud Rate Timer
8-Bit Reload Value
3.14.
XC886/888CLM
V1.2, 2009-07
f
BR
f
PCLK
,

Related parts for SAF-XC886CM-8FFI