SAK-C164CI-8EM Infineon Technologies, SAK-C164CI-8EM Datasheet - Page 33
![16BIT MCU, 64K OTP, 4K RAM, CAN, 20MHZ](/photos/19/7/190708/ge80mqfp05-40_sml.jpg)
SAK-C164CI-8EM
Manufacturer Part Number
SAK-C164CI-8EM
Description
16BIT MCU, 64K OTP, 4K RAM, CAN, 20MHZ
Manufacturer
Infineon Technologies
Datasheet
1.SAK-C164CI-8EM.pdf
(79 pages)
Specifications of SAK-C164CI-8EM
No. Of I/o's
59
Ram Memory Size
2KB
Cpu Speed
20MHz
No. Of Timers
5
Digital Ic Case Style
MQFP
Supply Voltage
RoHS Compliant
Core Size
16bit
Program Memory Size
64KB
Oscillator Type
External, Internal
Controller Family/series
C164CI
Rohs Compliant
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SAK-C164CI-8EM
Manufacturer:
SIEMENS
Quantity:
3 790
Company:
Part Number:
SAK-C164CI-8EM
Manufacturer:
Infineon
Quantity:
650
Part Number:
SAK-C164CI-8EM
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
SAK-C164CI-8EM CB
Manufacturer:
Infineon
Quantity:
1 189
Company:
Part Number:
SAK-C164CI-8EM CB
Manufacturer:
Infineon Technologies
Quantity:
10 000
Company:
Part Number:
SAK-C164CI-8EM DB
Manufacturer:
Infineon Technologies
Quantity:
10 000
Company:
Part Number:
SAK-C164CI-8EMES-BC
Manufacturer:
SIEMENS
Quantity:
95
Oscillator Watchdog
The Oscillator Watchdog (OWD) monitors the clock signal generated by the on-chip
oscillator (either with a crystal or via external clock drive). For this operation the PLL
provides a clock signal which is used to supervise transitions on the oscillator clock. This
PLL clock is independent from the XTAL1 clock. When the expected oscillator clock
transitions are missing the OWD activates the PLL Unlock/OWD interrupt node and
supplies the CPU with the PLL clock signal. Under these circumstances the PLL will
oscillate with its basic frequency.
In direct drive mode the PLL base frequency is used directly (
In prescaler mode the PLL base frequency is divided by 2 (
Note: The CPU clock source is only switched back to the oscillator clock after a
The oscillator watchdog can be disabled by setting bit OWDDIS in register SYSCON.
In this case (OWDDIS = ‘1’) the PLL remains idle and provides no clock signal, while the
CPU clock signal is derived directly from the oscillator clock or via prescaler or SDD. Also
no interrupt request will be generated in case of a missing oscillator clock.
Note: At the end of a reset bit OWDDIS reflects the inverted level of pin RD at that time.
Data Sheet
hardware reset.
Thus the oscillator watchdog may also be disabled via hardware by (externally)
pulling the RD line low upon a reset, similar to the standard reset configuration via
PORT0.
29
f
CPU
f
CPU
= 1 … 2.5 MHz).
= 2 … 5 MHz).
C164CL/SL
V2.0, 2001-05
C164CI/SI