SAK-C164CI-8EM Infineon Technologies, SAK-C164CI-8EM Datasheet - Page 55
![16BIT MCU, 64K OTP, 4K RAM, CAN, 20MHZ](/photos/19/7/190708/ge80mqfp05-40_sml.jpg)
SAK-C164CI-8EM
Manufacturer Part Number
SAK-C164CI-8EM
Description
16BIT MCU, 64K OTP, 4K RAM, CAN, 20MHZ
Manufacturer
Infineon Technologies
Datasheet
1.SAK-C164CI-8EM.pdf
(79 pages)
Specifications of SAK-C164CI-8EM
No. Of I/o's
59
Ram Memory Size
2KB
Cpu Speed
20MHz
No. Of Timers
5
Digital Ic Case Style
MQFP
Supply Voltage
RoHS Compliant
Core Size
16bit
Program Memory Size
64KB
Oscillator Type
External, Internal
Controller Family/series
C164CI
Rohs Compliant
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SAK-C164CI-8EM
Manufacturer:
SIEMENS
Quantity:
3 790
Company:
Part Number:
SAK-C164CI-8EM
Manufacturer:
Infineon
Quantity:
650
Part Number:
SAK-C164CI-8EM
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
SAK-C164CI-8EM CB
Manufacturer:
Infineon
Quantity:
1 189
Company:
Part Number:
SAK-C164CI-8EM CB
Manufacturer:
Infineon Technologies
Quantity:
10 000
Company:
Part Number:
SAK-C164CI-8EM DB
Manufacturer:
Infineon Technologies
Quantity:
10 000
Company:
Part Number:
SAK-C164CI-8EMES-BC
Manufacturer:
SIEMENS
Quantity:
95
P0.15-13 (P0H.7-5). Register RP0H can be loaded from the upper half of register
RSTCON under software control.
Table 11
generation mode.
Table 11
CLKCFG
(RP0H.7-5)
1)
2)
3)
Prescaler Operation
When prescaler operation is configured (CLKCFG = 001
the internal oscillator (input clock signal) by a 2:1 prescaler.
The frequency of
the duration of an individual TCL) is defined by the period of the input clock
The timings listed in the AC Characteristics that refer to TCLs therefore can be
calculated using the period of
Phase Locked Loop
When PLL operation is configured (via CLKCFG) the on-chip phase locked loop is
enabled and provides the CPU clock (see
frequency by the factor F which is selected via the combination of pins P0.15-13 (i.e.
f
clock to the input clock. This synchronization is done smoothly, i.e. the CPU clock
frequency does not change abruptly.
Data Sheet
CPU
1 1 1
1 1 0
1 0 1
1 0 0
0 1 1
0 1 0
0 0 1
0 0 0
Please note that pin P0.15 (corresponding to RP0H.7) is inverted in emulation mode, and thus also in EHM.
The external clock input range refers to a CPU clock range of 10 … 25 MHz.
The maximum frequency depends on the duty cycle of the external clock signal.
=
f
OSC
1)
associates the combinations of these three bits with the respective clock
× F). With every F’th transition of
CPU Frequency
f
f
f
f
f
f
f
f
f
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
C164CI Clock Generation Modes
CPU
f
CPU
=
× 4
× 3
× 2
× 5
× 1
× 1.5
/ 2
× 2.5
f
OSC
is half the frequency of
× F
f
OSC
External Clock
Input Range
2.5 to 6.25 MHz
3.33 to 8.33 MHz
5 to 12.5 MHz
2 to 5 MHz
1 to 25 MHz
6.66 to 16.66 MHz
2 to 50 MHz
4 to 10 MHz
for any TCL.
51
f
f
Table
OSC
OSC
2)
the PLL circuit synchronizes the CPU
and the high and low time of
11). The PLL multiplies the input
Notes
Default configuration
–
–
–
Direct drive
–
CPU clock via prescaler
–
B
) the CPU clock is derived from
3)
C164CL/SL
V2.0, 2001-05
C164CI/SI
f
OSC
f
CPU
.
(i.e.