COP8SGE744V8 National Semiconductor, COP8SGE744V8 Datasheet - Page 37

• Manufacturer Part Number: COP8SGE744V8
• Description: IC, 8BIT MCU, COP8, 15MHZ, LCC-44
• Manufacturer: National Semiconductor

Specifications of COP8SGE744V8

• Controller Family/series: COP8
• No. Of I/o's: 40
• Ram Memory Size: 256Byte
• Cpu Speed: 15MHz
• No. Of Timers: 3
• No. Of Pwm Channels: 6
• Digital Ic Case Style: LCC
• Core Size: 8 Bit
• Program Memory Size: 8KB
• Embedded Interface Type: SPI, USART
• Rohs Compliant: No
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

10.0 Interrupts
10.3.1 VIS Execution
When the VIS instruction is executed it activates the arbitra-
tion logic. The arbitration logic generates an even number
between E0 and FE (E0, E2, E4, E6 etc...) depending on
which active interrupt has the highest arbitration ranking at
the time of the 1st cycle of VIS is executed. For example, if
the software trap interrupt is active, FE is generated. If the
external interrupt is active and the software trap interrupt is
not, then FA is generated and so forth. If the only active
interrupt is software trap, than E0 is generated. This number
replaces the lower byte of the PC. The upper byte of the PC
(Continued)
FIGURE 26. VIS Operation
37
remains unchanged. The new PC is therefore pointing to the
vector of the active interrupt with the highest arbitration
ranking. This vector is read from program memory and
placed into the PC which is now pointed to the 1st instruction
of the service routine of the active interrupt with the highest
arbitration ranking.
Figure 26 illustrates the different steps performed by the VIS
instruction. Figure 27 shows a flowchart for the VIS instruc-
tion.
The non-maskable interrupt pending flag is cleared by the
RPND (Reset Non-Maskable Pending Bit) instruction (under
certain conditions) and upon RESET.
10131729
www.national.com