CS4340-KS Cirrus Logic Inc, CS4340-KS Datasheet - Page 16

no-image

CS4340-KS

Manufacturer Part Number
CS4340-KS
Description
D/A Converter (D-A) IC
Manufacturer
Cirrus Logic Inc
Datasheets

Specifications of CS4340-KS

Resolution (bits)
24bit
Data Interface
Serial
No. Of Pins
16
Update Rate
96kSPS
Mounting Type
Surface Mount
Peak Reflow Compatible (260 C)
No
Supply Voltage Max
5V
No. Of Bits
24 Bit
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS4340-KS
Manufacturer:
CIRRUS
Quantity:
262
Part Number:
CS4340-KS
Manufacturer:
CS
Quantity:
1 000
Part Number:
CS4340-KS
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS4340-KS EP
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS4340-KSEP
Manufacturer:
HARRIS
Quantity:
1 200
Part Number:
CS4340-KSR
Manufacturer:
Optek
Quantity:
1
Part Number:
CS4340-KSZ
Manufacturer:
CIRRUS
Quantity:
443
Part Number:
CS4340-KSZ
Manufacturer:
CIRRUS
Quantity:
1 000
Part Number:
CS4340-KSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS4340-KSZ-
Manufacturer:
cirrus
Quantity:
60 000
Part Number:
CS4340-KSZR
Manufacturer:
CIRRUS
Quantity:
20 000
4. APPLICATIONS
4.1
The device operates in one of two operational modes determined by the Master Clock to Left/Right Clock ratio (see
section 4.2). Sample rates outside the specified range for each mode are not supported.
4.2
The device requires external generation of the master (MCLK) and left/right (LRCK) clocks. The device also requires
external generation of the serial clock (SCLK) if the internal serial clock is not used. The LRCK, defined also as the
input sample rate Fs, must be synchronously derived from MCLK according to specified ratios. The specified ratios
of MCLK to LRCK, along with several standard audio sample rates and the required MCLK frequency, are illustrated
in Tables 2 and 3.
4.2.1 Internal Serial Clock Mode
16
The device will enter the Internal Serial Clock Mode if no low to high transitions are detected on the SCLK pin
for 2 consecutive periods of LRCK. In this mode, the SCLK is internally derived and synchronous with MCLK
and LRCK. The SCLK/LRCK ratio is either 32, 48, or 64 depending upon the MCLK/LRCK ratio and the Digital
Interface Format selection (see Table 4).
Sample Rate Range/Operational Mode
System Clocking
4 kHz - 50 kHz
50 kHz - 100 kHz
Input Sample Rate (Fs)
Sample Rate
(kHz)
Sample Rate
44.1
Table 3. Double-Speed Mode Standard Frequencies
Table 2. Single-Speed Mode Standard Frequencies
32
48
(kHz)
88.2
64
96
Table 1. CS4340 Speed Modes
12.2880
11.2896
8.1920
256x
12.2880
11.2896
8.1920
128x
Single-Speed Mode
Double-Speed Mode
MCLK (MHz)
MCLK (MHz)
12.2880
16.9344
18.4320
384x
MODE
12.2880
16.9344
18.4320
192x
16.3840
22.5792
24.5760
512x
CS4340
DS297F3

Related parts for CS4340-KS