CS5102A-BL Cirrus Logic Inc, CS5102A-BL Datasheet - Page 9

A/D Converter (A-D) IC

CS5102A-BL

Manufacturer Part Number
CS5102A-BL
Description
A/D Converter (A-D) IC
Manufacturer
Cirrus Logic Inc
Datasheets

Specifications of CS5102A-BL

Input Channels Per Adc
2
Mounting Type
Surface Mount
No. Of Channels
2
Power Rating
44mW
Supply Voltage Min
4.5V
Peak Reflow Compatible (260 C)
No
Sample Rate
20kSPS
Supply Voltage Max
5.5V
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS5102A-BL
Manufacturer:
TI
Quantity:
4
Part Number:
CS5102A-BL
Manufacturer:
CRYSTAL
Quantity:
20 000
Part Number:
CS5102A-BLZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS5102A-BLZ
Manufacturer:
CRYSTAL
Quantity:
20 000
SWITCHING CHARACTERISTICS, CS5102A
(TA = TMIN to TMAX; VA+, VD+ = 5V ±10%; VA-, VD- = -5V ±10%; Inputs: Logic 0 = 0V, Logic 1 = VD+; C
Notes:
DS45F6
CLKIN Period
CLKIN Low Time
CLKIN High Time
Crystal Frequency
SLEEP Rising to Oscillator Stable
RST Pulse Width
RST to STBY falling
RST Rising to STBY Rising
CH1/2 Edge to TRK1, TRK2 Rising
CH1/2 Edge to TRK1, TRK2 Falling
HOLD to SSH Falling
HOLD to TRK1, TRK2 Falling
HOLD to TRK1, TRK2, SSH Rising
HOLD Pulse Width
HOLD to CH1/2 Edge
HOLD Falling to CLKIN Falling
22. Minimum CLKIN period is 0.625 ms in FRN mode (20 kSps).
23. External loading capacitors are required to allow the crystal to oscillate. Maximum crystal frequency is 1.6 MHz in
24. With a 2.0 MHz crystal, two 33 pF loading capacitors and a 10 MΩ parallel resistor (see Figure 9).
25. These timings are for FRN mode.
26. SSH only works correctly if
27. When
FRN mode (20 kSps).
HOLD
by a falling edge of CLLKIN. Conversion will begin on the next rising edge of CLKIN after
is operated synchronous to CLKIN, the
if CLKIN falls 55 ns after
HOLD
rises to 64t
goes low, the analog sample is captured immediately. To start conversion,
Parameter
clk
after
HOLD
HOLD
HOLD
falls. This ensures that the HOLD pulse will meet the minimum specification for t
(Note 22, Note 23)
has fallen. These timings are for PDT and RBT modes.
falling edge is within +15 to +30 ns of CH1/2 edge or if CH1/2 edge occurs after
HOLD
(Note 26)
(Note 22)
(Note 24)
(Note 25)
(Note 25)
(Note 26)
(Note 26)
(Note 27)
(Note 26)
(Note 27)
pulse width may be as narrow as 150 ns for all CLKIN frequencies
Symbol
t
t
t
t
drsh1
t
t
t
t
t
dfsh4
dfsh2
dfsh1
f
t
t
t
drsh
dhlri
t
clkh
t
hold
drrs
xtal
clkl
hcf
clk
cal
rst
-
1t
66t
clk
Min
200
200
150
0.5
0.9
15
55
-
-
-
-
-
-
-
+20
clk
CS5101A CS5102A
2,882,040
Typ
100
120
1.6
20
80
60
-
-
-
-
-
-
-
-
-
HOLD
HOLD
L
68t
68t
is latched. If
= 50 pF).
1t
63t
64t
must be latched
Max
clk
clk
clk
2.0
10
-
-
-
-
-
-
-
-
-
+260
+260
+10
clk
clk
HOLD
MHz
Unit
ms
t
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
clk
hcf
9
.

Related parts for CS5102A-BL