LM96000CIMT National Semiconductor, LM96000CIMT Datasheet - Page 24

• Manufacturer Part Number: LM96000CIMT
• Description: IC,Data Acquisition System,7-CHANNEL,8-BIT,TSSOP,24PIN,PLASTIC
• Manufacturer: National Semiconductor

Specifications of LM96000CIMT

• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

www.national.com
Register
Address
6Ah
6Bh
6Ch
Register
Address
6Dh
6Eh
Functional Description
4.19 Registers 6A-6Ch: Absolute Temperature Limit
In the Auto Fan mode, if a zone exceeds the temperature set in the Absolute Temperature Limit register, all of the PWM outputs
will incresase its duty cycle to 100%. This is a safety feature that attempts to cool the system if there is a potentially catastrophic
thermal event. If set to 80h (-128˚C), the feature is disabled. Default=100˚C=64h
These registers become Read Only when the Ready/Lock/Start/Override register Lock bit is set. Any further attempts to write to
these registers shall have no effect. After power up the default values are used whenever the Ready/Lock/Start/Override register
Start bit is cleared even though modifications to these registers are possible.
4.20 Registers 6D-6Eh: Zone Hysteresis Registers
If the temperature is above Fan Temp Limit, then drops below Fan Temp Limit, the following will occur:
Read/
Write
R/W
R/W
Read/
R/W
R/W
R/W
Write
Register
Name
Zone1 and Zone2 Hysteresis
Zone3 Hysteresis
Zone1 Absolute Temp Limit
Zone2 Absolute Temp Limit
Zone3 Absolute Temp Limit
Register
Name
TABLE 10. Temperature Limit vs Register Setting (Continued)
Temperature
Temperature
−127˚C
TABLE 11. Absolute Limit vs Register Setting
127˚C
−50˚C
127˚C
50˚C
50˚C
0˚C
0˚C
(Continued)
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
(MSB)
Bit 7
Bit 7
(MSB)
H1-3
H3-3
7
7
7
Reading (Decimal)
Reading (Decimal)
Bit 6
Bit 6
H1-2
H3-2
6
6
6
−127
127
−50
127
50
50
0
0
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
24
Bit 5
Bit 5
H1-1
H3-1
5
5
5
Bit 4
Bit 4
H1-0
H3-0
4
4
4
Reading (Hex)
Reading (Hex)
Bit 3
CEh
Bit 3
H2-3
RES
00h
32h
7Fh
81h
00h
32h
7Fh
3
3
3
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
Bit 2
Bit 2
H2-2
RES
2
2
2
Bit 1
Bit 1
H2-1
RES
1
1
1
(LSB)
Bit 0
(LSB)
H2-0
RES
Bit 0
0
0
0
Default
Default
Value
44h
40h
Value
64h
64h
64h
Lock?
Lock?
U
U
U
U
U