IPR-PCIE/4 Altera, IPR-PCIE/4 Datasheet - Page 172
IPR-PCIE/4
Manufacturer Part Number
IPR-PCIE/4
Description
IP CORE Renewal Of IP-PCIE/4
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCIE/4
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x4 Link Width
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 172 of 362
- Download datasheet (7Mb)
7–12
PCI Express Compiler User Guide
Refer to
Figure 7–9. Arria GX, Stratix II GX, or Stratix IV GX PHY ×1 and ×4 and Arria II GX ×1, ×4, and ×8
with 100 MHz Reference Clock
Note to
(1) Different device families require different frequency ranges for the calibration and reconfiguration clocks. To
100 MHz Reference Clock and 250 MHz Application Clock
When HardCopy IV GX, Stratix II GX PHY, Stratix IV GX, or Stratix V GX is used in a
×8 configuration, the 100 MHz clock is connected directly to the transceiver. The
clk250_out is driven by the output of the transceiver.
The clk250_out must be connected to the clk250_in input, possibly through a clock
distribution circuit needed in the specific application. The user application interface is
synchronous to the clk250_in input.
determine the frequency range for your device, refer to one of the following device handbooks:
Architecture
Handbook,
Stratix V devices.
Figure
Figure 7–9
Clock Source
Clock Source
Clock Source
Calibration
100-MHz
7–9:
Reconfig
Transceiver Architecture
in Volume II of the Arria II Device Handbook,
for this clocking configuration.
refclk
<variant>.v or .vhd
in Volume 2 of the Stratix IV Device Handbook, or
<variant>_serdes.v or .vhd
rx_cruclk
pll_inclk
cal_blk_clk
reconfig_clk
fixedclk
(PCIe MegaCore Function)
<variant>_core.v or .vhd
(ALTGX or ALT2GX
Megafunction)
Transceivers
tx_clk_out
in Volume 2 of the Cyclone IV Device
December 2010 Altera Corporation
clk62.5_out
clk125_out
Chapter 7: Reset and Clocks
Altera PHY IP User Guide
or
Transceiver
Application C
Clocks
for
Related parts for IPR-PCIE/4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: