XR21V1410IL-0B-EB Exar Corporation, XR21V1410IL-0B-EB Datasheet - Page 13
![Interface Modules & Development Tools For XR21V1410 QFN16 USB, RS232;No Cables](/photos/26/87/268743/xr21v1410il-0b-eb_sml.jpg)
XR21V1410IL-0B-EB
Manufacturer Part Number
XR21V1410IL-0B-EB
Description
Interface Modules & Development Tools For XR21V1410 QFN16 USB, RS232;No Cables
Manufacturer
Exar Corporation
Series
-r
Specifications of XR21V1410IL-0B-EB
Interface Type
RS-232, USB
Operating Supply Voltage
3.3 V
Product
Interface Modules
Silicon Core Number
XR21V1410
Application Sub Type
UART
Kit Contents
Board
Main Purpose
Interface, USB 2.0 to UART
Embedded
No
Utilized Ic / Part
XR21V1410IL
Primary Attributes
-
Secondary Attributes
-
Silicon Manufacturer
Exar
Kit Application Type
Communication & Networking
For Use With/related Products
XR21V1410
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
REV. 1.2.0
The internal register set of the V1410 consists of 3 different blocks of registers: the UART Manager, UART
registers and UART miscellaneous registers. The UART Manager controls the TX and RX enables and FIFOs
of all UART channels. The UART registers configure and control the remaining UART channel functionality
with the exception of low latency mode, wide mode and custom interrupt packet enables in the UART custom
register block.
Registers are accessed only via the USB interface by the XR_SET_REG and XR_GET_REG commands listed
in
are given in
Enables the RX FIFO and TX FIFOs. For proper functionality, the UART TX and RX must be enabled in the
following order:
Writing a non-zero value to these registers resets the FIFOs.
A
3.0 REGISTER SET DESCRIPTION
3.1
3.1.1
3.1.2
DDRESS
0X10
0X18
0x1C
Table
UART Manager Registers
FIFO_ENABLE = 0x1
UART_ENABLE = 0x3
FIFO_ENABLE = 0x3
4. The register address offsets are given in
FIFO_ENABLE
RX_FIFO_RESET
TX_FIFO_RESET
FIFO_ENABLE Registers
RX_FIFO_RESET and TX_FIFO_RESET Registers
Table
R
EGISTER
5.
N
AME
B
Bit-7
Bit-7
T
IT
ABLE
0
-7
// Enable TX FIFO
// Enable TX and RX
// Enable RX FIFO
6: UART M
B
Bit-6
Bit-6
IT
0
-6
13
Table
ANAGER
B
Bit-5
Bit-5
IT
0
-5
6,
R
Table 7
EGISTERS
B
Bit-4
Bit-4
IT
0
-4
and
B
Bit-3
Bit-3
IT
0
Table
1-CH FULL-SPEED USB UART
-3
15, and the register blocks
B
Bit-2
Bit-2
IT
0
-2
XR21V1410
B
Bit-1
Bit-1
RX
IT
-1
B
Bit-0
Bit-0
TX
IT
-0