LFE2-50E-H-EV Lattice, LFE2-50E-H-EV Datasheet - Page 47

no-image

LFE2-50E-H-EV

Manufacturer Part Number
LFE2-50E-H-EV
Description
MCU, MPU & DSP Development Tools LatticeECP2 Eval Brd - Advanced
Manufacturer
Lattice
Datasheet

Specifications of LFE2-50E-H-EV

Processor To Be Evaluated
LatticeECP2 FPGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lattice Semiconductor
O standards (together with their supply and reference voltages) supported by LatticeECP2/M devices. For further
information about utilizing the sysI/O buffer to support a variety of standards please see the the list of additional
technical information at the end of this data sheet.
Table 2-13. Supported Input Standards
Single Ended Interfaces
LVTTL
LVCMOS33
LVCMOS25
LVCMOS18
LVCMOS15
LVCMOS12
PCI 33
HSTL18 Class I, II
HSTL15 Class I
SSTL3 Class I, II
SSTL2 Class I, II
SSTL18 Class I, II
Differential Interfaces
Differential SSTL18 Class I, II
Differential SSTL2 Class I, II
Differential SSTL3 Class I, II
Differential HSTL15 Class I
Differential HSTL18 Class I, II
LVDS, MLVDS, LVPECL, BLVDS, RSDS
1 When not specified, V
Input Standard
CCIO
can be set anywhere in the valid operating range (page 3-1).
V
2-44
REF
0.75
1.25
0.9
1.5
0.9
(Nom.)
LatticeECP2/M Family Data Sheet
V
CCIO
1.8
1.5
3.3
1
(Nom.)
Architecture

Related parts for LFE2-50E-H-EV