LCMXO2280C-L-EV Lattice, LCMXO2280C-L-EV Datasheet - Page 3

no-image

LCMXO2280C-L-EV

Manufacturer Part Number
LCMXO2280C-L-EV
Description
MCU, MPU & DSP Development Tools MachXO 2280C Eval Br d - Standard
Manufacturer
Lattice
Datasheet

Specifications of LCMXO2280C-L-EV

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Introduction
Lattice Semiconductor
MachXO Family Data Sheet
The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flex-
ible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-
security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and
careful design will provide the high pin-to-pin performance also associated with CPLDs.
®
The ispLEVER
design tools from Lattice allow complex designs to be efficiently implemented using the MachXO
family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools
use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in
the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design
for timing verification.
1-2

Related parts for LCMXO2280C-L-EV