4432-DKDB0 Silicon Laboratories Inc, 4432-DKDB0 Datasheet - Page 61

• Manufacturer Part Number: 4432-DKDB0
• Description: WiFi / 802.11 Modules & Development Tools Ant. Diversity 4432 Testcard High band
• Manufacturer: Silicon Laboratories Inc

Specifications of 4432-DKDB0

• Modulation: GFSK
• Operating Voltage: 3.3 V
• Antenna: SMA
• For Use With/related Products: Si4432
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

The default value on power up should be able to oscillate the crystal.
Based on the crystal and PCB capacitance, these cap banks can be used to
tune the TX/RX offset.
Important: The band selector command (Configuration Command) should
be sent prior to the receiver command since once band selection has been
achieved, the synthesizer should be calibrated. Calibration can be done by
turning off and on the receiver chain using the receiver command. In the
current application the receiver chain is continuously turned on.
RF_NSEL_PIN = 1;
// initialize I/O port directions
ItStatus1 = SpiRfReadRegister(InterruptStatus1);
ItStatus2 = SpiRfReadRegister(InterruptStatus2);
SpiRfWriteAddressData((REG_WRITE | OperatingFunctionControl1), 0x80);
while ( RF_NIRQ_PIN == 1);
// disable all ITs, except 'ichiprdy'
SpiRfWriteAddressData((REG_WRITE | InterruptEnable1), 0x00);
SpiRfWriteAddressData((REG_WRITE | InterruptEnable2), 0x02);
ItStatus1 = SpiRfReadRegister(InterruptStatus1);
ItStatus2 = SpiRfReadRegister(InterruptStatus2);
// set the non-default Si4432 registers
// set VCO
SpiRfWriteAddressData((REG_WRITE | VCOCurrentTrimming), 0x7F);
SpiRfWriteAddressData((REG_WRITE | DividerCurrentTrimming), 0x40);
// set the AGC
SpiRfWriteAddressData((REG_WRITE | AGCOverride2), 0x0B);
// set ADC reference voltage to 0.9V
SpiRfWriteAddressData((REG_WRITE | DeltasigmaADCTuning2), 0x04);
// set cap. bank
SpiRfWriteAddressData((REG_WRITE | CrystalOscillatorLoadCapacitance), 0xD7);
// reset digital testbus, disable scan test
SpiRfWriteAddressData((REG_WRITE | DigitalTestBus), 41);//0x00);
// select nothing to the Analog Testbus
SpiRfWriteAddressData((REG_WRITE | AnalogTestBus), 0x0B);
// set frequency
SpiRfWriteAddressData((REG_WRITE | FrequencyBandSelect), FREQ_BAND_SELECT);
SpiRfWriteAddressData((REG_WRITE | NominalCarrierFrequency1), NOMINAL_CAR_FREQ1);
SpiRfWriteAddressData((REG_WRITE | NominalCarrierFrequency0), NOMINAL_CAR_FREQ2);
// disable RX-TX headers,
SpiRfWriteAddressData((REG_WRITE | HeaderControl1), 0x00 );
SpiRfWriteAddressData((REG_WRITE | HeaderControl2), 0x02 );
// set the sync word
Rev. 0.4
// read interrupt status
// SW reset -> wait for POR interrupt
// Enable the POR interrupt
// Wait for the POR interrupt
SDBC-DK3 UG
61