AD7890AN-2 Analog Devices Inc, AD7890AN-2 Datasheet - Page 12

no-image

AD7890AN-2

Manufacturer Part Number
AD7890AN-2
Description
IC,Data Acquisition System,8-CHANNEL,12-BIT,DIP,24PIN,PLASTIC
Manufacturer
Analog Devices Inc
Type
Data Acquisition System (DAS)r
Datasheet

Specifications of AD7890AN-2

Rohs Status
RoHS non-compliant
Resolution (bits)
12 b
Sampling Rate (per Second)
117k
Data Interface
Serial
Voltage Supply Source
Single Supply
Voltage - Supply
0 V ~ 2.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Through Hole
Package / Case
24-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
AD7890
Table 4. Ideal Input/Output Code Table for the AD7890-10
Analog Input
+FSR/2 − 1 LSB
+FSR/2 − 2 LSBs (9.990234 V)
+FSR/2 − 3 LSBs (9.985352 V)
AGND + 1 LSB (0.004883 V)
AGND (0.000000 V)
AGND − 1 LSB (−0.004883 V)
−FSR/2 + 3 LSBs (−9.985352 V)
−FSR/2 + 2 LSBs (−9.990234 V)
−FSR/2 + 1 LSB (−9.995117 V)
1
2
AD7890-4 Analog Input
Figure 5 shows the analog input section for the AD7890-4. The
analog input range for each of the analog inputs is 0 to 4.096 V
into an input resistance of typically 15 kΩ. This input is benign
with no dynamic charging currents with the resistor attenuator
stage followed by the multiplexer and in cases where MUX OUT is
connected to SHA IN this is followed by the high input
impedance stage of the track/hold amplifier. The designed code
transitions occur on successive integer LSB values (such as:
1 LSB, 2 LSBs, 3 LSBs . . . ). Output coding is straight (natural)
binary with 1 LSB = FSR/4096 = 4.096 V/4096 = 1 mV. The
ideal input/output transfer function is shown in Table 5.
Table 5. Ideal Input/Output Code Table for the AD7890-4
Analog Input
+FSR − 1 LSB
+FSR − 2 LSBs (4.094 V)
+FSR − 3 LSBs (4.093 V)
AGND + 3 LSBs (0.003 V)
AGND + 2 LSBs (0.002 V)
AGND + 1 LSB (0.001 V)
1
2
AD7890-2 Analog Input
The analog input section for the AD7890-2 contains no biasing
resistors and the selected analog input connects to the multi-
plexer and, in cases where MUX OUT is connected to SHA IN,
FSR is full-scale range and is 20 V with REF IN = 2.5 V.
1 LSB = FSR/4096 = 4.883 mV with REF IN = 2.5 V.
FSR is full-scale range and is 4.096 V with REF IN = 2.5 V.
1 LSB = FSR/4096 = 1 mV with REF IN = 2.5 V.
REF OUT/
REF IN
AGND
V
INX
2
1
1
(4.095 V)
Figure 5. AD7890-4 Analog Input Structure
2
(9.995117 V)
1
EQUIVALENT ON-RESISTANCE OF MULTIPLEXER
2kΩ
6kΩ
REFERENCE
9.38kΩ
Digital Output Code Transition
111 . . . 110 to 111 . . . 111
111 . . . 101 to 111 . . . 110
111 . . . 100 to 111 . . . 101
000 . . . 010 to 000 . . . 011
000 . . . 001 to 000 . . . 010
000 . . . 000 to 000 . . . 001
2.5V
Digital Output Code Transition
011 . . . 110 to 011 . . . 111
011 . . . 101 to 011 . . . 110
011 . . . 100 to 011 . . . 101
000 . . . 000 to 000 . . . 001
111 . . . 111 to 000 . . . 000
111 . . . 110 to 111 . . . 111
100 . . . 010 to 100 . . . 011
100 . . . 001 to 100 . . . 010
100 . . . 000 to 100 . . . 001
REFERENCE
CIRCUITRY
AD7890-4
TO ADC
200Ω
1
MUX OUT
Rev. C | Page 12 of 28
this is followed by the high input impedance stage of the track/
hold amplifier. The analog input range is, therefore, 0 V to 2.5 V
into a high impedance stage with an input current of less than
50 nA. The designed code transitions occur on successive
integer LSB values (such as: l LSB, 2 LSBs, 3 LSBs . . . FS-1
LSBs). Output coding is straight (natural) binary with 1 LSB =
FSR/4096 = 2.5 V/4096 = 0.61 mV. The ideal input/output
transfer function is shown in Table 6.
Table 6. Ideal Input/Output Code Table for the AD7890-2
Analog Input
+FSR − 1 LSB
+FSR − 2 LSBs (2.498779 V)
+FSR − 3 LSBs (2.498169 V)
AGND + 3 LSBs (0.001831 V)
AGND + 2 LSBs (0.001221 V)
AGND + 1 LSB (0.000610 V)
1
2
TRACK/HOLD AMPLIFIER
The SHA IN input on the AD7890 connects directly to the input
stage of the track/hold amplifier. This is a high impedance input
with input leakage currents of less than 50 nA. Connecting the
MUX OUT pin directly to the SHA IN pin connects the
multiplexer output directly to the track/hold amplifier. The input
voltage range for this input is 0 V to 2.5 V. If external circuitry is
connected between MUX OUT and SHA IN, then the user must
ensure that the input voltage range to the SHA IN input is 0 V to
2.5 V to ensure that the full dynamic range of the converter is
utilized.
The track/hold amplifier on the AD7890 allows the ADC to
accurately convert an input sine wave of full-scale amplitude to
12-bit accuracy. The input bandwidth of the track/hold is
greater than the Nyquist rate of the ADC even when the ADC is
operated at its maximum throughput rate of 117 kHz (for example,
the track/hold can handle input frequencies in excess of 58 kHz).
The track/hold amplifier acquires an input signal to 12-bit
accuracy in less than 2 μs. The operation of the track/hold is
essentially transparent to the user. The track/hold amplifier
goes from its tracking mode to its hold mode at the start of
conversion. The start of conversion is the rising edge of
CONVST (assuming the internal pulse has timed out) for
hardware conversion starts and for software conversion starts is
the point where the internal pulse is timed out. The aperture
time for the track/hold (for example, the delay time between the
external CONVST signal and the track/hold actually going into
hold) is typically 15 ns. For software conversion starts, the time
depends on the internal pulse widths. Therefore, for software
conversion starts, the sampling instant is not very well defined.
For sampling systems which require well defined, equidistant
sampling, it may not be possible to achieve optimum performance
from the part using the software conversion start. At the end of
FSR is full-scale range and is 2.5 V with REF IN = 2.5 V.
1 LSB = FSR/4096 = 0.61 mV with REF IN = 2.5 V.
2
1
(2.499390 V)
Digital Output Code Transition
111 . . . 110 to 111 . . . 111
111 . . . 101 to 111 . . . 110
111 . . . 100 to 111 . . . 101
000 . . . 010 to 010 . . . 011
000 . . . 001 to 001 . . . 010
000 . . . 000 to 000 . . . 001

Related parts for AD7890AN-2