ADF7025BCPZ-RL7 Analog Devices Inc, ADF7025BCPZ-RL7 Datasheet - Page 22

• Manufacturer Part Number: ADF7025BCPZ-RL7
• Description: IC,RF Modulator/Demodulator,LLCC,48PIN,PLASTIC
• Manufacturer: Analog Devices Inc

Specifications of ADF7025BCPZ-RL7

• Frequency: 431MHz ~ 464MHz, 862MHz ~ 870MHz and 902MHz ~ 928MHz
• Data Rate - Maximum: 384kbps
• Modulation Or Protocol: FSK
• Applications: Keyless Entery, Home Automation, Wireless Audio/Video
• Power - Output: -20dBm ~ 13dBm
• Sensitivity: -104dBm
• Voltage - Supply: 2.3 V ~ 3.6 V
• Current - Receiving: 19mA
• Current - Transmitting: 28mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LFCSP
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Industrial
• Modulation Type: FSK
• Product Depth (mm): 7mm
• Product Length (mm): 7mm
• Operating Supply Voltage (min): 2.3V
• Operating Supply Voltage (typ): 2.5/3.3V
• Operating Supply Voltage (max): 3.6V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-ADF70XXEKZ1 - KIT DEV ADF702X FOR BF533EZKITEVAL-ADF7025DBZ1 - BOARD EVAL ADF7025 902-928MHZ
• Memory Size: -
• Lead Free Status / Rohs Status: Compliant

ADF7025
LINEAR FSK DEMODULATOR
A block diagram of the linear FSK demodulator is shown in
Figure 30.
LIMITER
This method of frequency demodulation is useful when very
short preamble length is required.
A digital frequency discriminator provides an output signal that
is linearly proportional to the frequency of the limiter outputs.
The discriminator output is then filtered and averaged using a
combined averaging filter and envelope detector. The demodu-
lated FSK data is recovered by threshold-detecting the output of
the averaging filter, as shown in Figure 30. In this mode, the
slicer output shown in Figure 30 is routed to the data synchro-
nizer PLL for clock synchronization. To enable the linear FSK
demodulator, Bits R4_DB [4:5] are set to [00].
The 3 dB bandwidth of the postdemodulation filter is set in the
same way as the FSK correlator/demodulator, which is set in
R4_DB(6:15) and is defined as
where:
F
postdemodulator filter.
DEMOD_CLK is as defined in the Register 3—Receiver Clock
Register section.
ADC RSSI OUTPUT
Q
I
CUTOFF
Post
LINEAR DISCRIMINATOR
LEVEL
is the target 3 dB bandwidth in Hz of the
_
Figure 30. Block Diagram of Linear FSK Demodulator
Demod
0Hz
_
BW
FREQ
_
7
Setting
MUX 1
DB(6:15)
=
2
10
DEMOD
×
2
π
×
F
_
CUTOFF
CLK
SLICER
+
–
Rx DATA
Rev. A | Page 22 of 44
AUTOMATIC SYNC WORD RECOGNITION
The ADF7025 also supports automatic detection of the sync or
ID fields. To activate this mode, the sync (or ID) word must be
preprogrammed into the ADF7025. In receive mode, this
preprogrammed word is compared to the received bit stream
and, when a valid match is identified, the external pin
INT/LOCK is asserted by the ADF7025.
This feature can be used to alert the microprocessor that a valid
channel has been detected. It relaxes the computational require-
ments of the microprocessor and reduces the overall power
consumption. The INT/LOCK is automatically de-asserted
again after nine data clock cycles.
The automatic sync/ID word detection feature is enabled by
selecting Demod Mode 2 or Demod Mode 3 in the demodulator
setup register. Do this by setting R4_DB [25:23] = [010] or
R4_DB [25:23] = [011]. Bits R5_DB [4:5] are used to set the
length of the sync/ID word, which can be either 12 bits, 16 bits,
20 bits, or 24 bits long. The transmitter must transmit the MSB
of the sync byte first and the LSB last to ensure proper
alignment in the receiver sync byte detection hardware.
For systems using FEC, an error tolerance parameter can also
be programmed that accepts a valid match when up to three bits
of the word are incorrect. The error tolerance value is assigned
in R5_DB [6:7].