ADV202BBCZ-150 Analog Devices Inc, ADV202BBCZ-150 Datasheet - Page 35

IC,Compression/Decompression Processor,BGA,144PIN,PLASTIC

ADV202BBCZ-150

Manufacturer Part Number
ADV202BBCZ-150
Description
IC,Compression/Decompression Processor,BGA,144PIN,PLASTIC
Manufacturer
Analog Devices Inc
Type
JPEG2000 Video Codecr
Datasheet

Specifications of ADV202BBCZ-150

Resolution (bits)
16 b
Sigma Delta
No
Voltage - Supply, Analog
1.5V, 3.3V
Voltage - Supply, Digital
1.5V, 3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
144-CSPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADV202BBCZ-150
Manufacturer:
ADI
Quantity:
850
Part Number:
ADV202BBCZ-150
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADV202BBCZ-150
Manufacturer:
ADI/亚德诺
Quantity:
20 000
DECODE—MULTICHIP MASTER/SLAVE
In a master/slave configuration, it is expected that the master HVF
outputs are connected to the slave HVF inputs and that each
SCOMM[5] pin is connected to the same GPIO on the host.
DIGITAL STILL CAMERA/CAMCORDER
Figure 26 is a typical configuration for a digital camera or camcorder.
AD9843A
32-BIT HOST CPU
Figure 26. Digital Still Camera/Camcorder Encode Application for 10-Bit Pixel Data Using Raw Pixel Mode
DATA[31:0]
SDATA
ADDR[3:0]
D[9:0]
SCK
SL
DREQ
DACK
DREQ
DACK
G I/O
ACK
ACK
IRQ
IRQ
WR
WR
RD
RD
CS
CS
10
DATA INPUTS[9:0]
SERIAL DATA
SERIAL CLK
SERIAL EN
Figure 25. Decode—Multichip Master/Slave Application
FPGA
HDATA[31:0]
ADDR[3:0]
CS
RD
WE
ACK
IRQ
DREQ
DACK
SCOMM[5]
HDATA[31:0]
ADDR[3:0]
CS
RD
WE
ACK
IRQ
DREQ
DACK
SCOMM[5]
_1_MASTER
ADV202
ADV202
Rev. C | Page 35 of 40
VDATA[11:2]
VDATA[11:2]
HSYNC
HSYNC
VSYNC
VSYNC
MCLK
FIELD
MCLK
FIELD
VCLK
VCLK
MCLK
VCLK
VFRM
VRDY
VSTRB
VDATA[15:6]
Y
In a slave/slave configuration, the common HVF for both
ADV202s is generated by an external house sync, and each
SCOMM[5] is connected to the same GPIO output on the host.
SWIRQ1, Software Interrupt 1 in the EIRQIE register, must be
unmasked on both devices to enable multichip mode.
CbCr
ADV202
74.25MHz
HDATA[15:0]
OSC
ADDR[3:0]
CbCr
ACK
IRQ
Y
WE
RD
CS
CLKIN
Y[9:0]
C[9:0]
10-BIT SD/HD
ENCODER
VIDEO
DATA[15:0]
ADDR[3:0]
CS
RD
WE
ACK
IRQ
HOST CPU
16-BIT
1080i
VIDEO OUT
ADV202

Related parts for ADV202BBCZ-150