KSZ8842-32MVLI Micrel Inc, KSZ8842-32MVLI Datasheet - Page 78
![2-Port Ethernet Switch/Repeater + Generic (32-bit) Bus Interface( )](/photos/6/81/68167/ksz8842-32mvli_sml.jpg)
KSZ8842-32MVLI
Manufacturer Part Number
KSZ8842-32MVLI
Description
2-Port Ethernet Switch/Repeater + Generic (32-bit) Bus Interface( )
Manufacturer
Micrel Inc
Datasheet
1.KSZ8842-32MVLI.pdf
(141 pages)
Specifications of KSZ8842-32MVLI
Controller Type
Ethernet Switch Controller
Interface
PCI
Voltage - Supply
3.1 V ~ 3.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
128-LQFP
Number Of Primary Switch Ports
2
Internal Memory Buffer Size
32
Operating Supply Voltage (typ)
3.3V
Fiber Support
Yes
Integrated Led Drivers
Yes
Phy/transceiver Interface
MII
Power Supply Type
Analog/Digital
Data Rate (typ)
10/100Mbps
Vlan Support
Yes
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Pin Count
128
Mounting
Surface Mount
Jtag Support
No
Operating Supply Voltage (max)
3.5V
Operating Supply Voltage (min)
3.1V
Operating Temperature Classification
Industrial
Data Rate
100Mbps
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
576-1635 - BOARD EVALUATION KSZ8842-16MVL
Current - Supply
-
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant
Other names
576-3270
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
KSZ8842-32MVLI
Manufacturer:
Micrel
Quantity:
915
Bank 33 Switch Global Control Register 6 (0x00): SGCR6
Bank 33 Switch Global Control Register 7 (0x02): SGCR7
Banks 34 – 38: Reserved
Except Bank Select Register (0xE)
Bank 39 MAC Address Register 1 (0x00): MACAR1
This register contains the MAC address for the switch function. This MAC address is used for sending PAUSE frame.
Micrel, Inc.
Bit
15-14
13-12
11-10
9-8
7-6
5-4
3-2
1-0
Bit
15-8
7
6-3
2-0
Bit
15-0
October 2007
Default
Default
0
-
Default
0x3
0x3
0x2
0x2
0x1
0x1
0x0
0x0
0x00
0x7
0x0010
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RW
Description
Tag_0x7
IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its
IEEE Tag has a value of 0x7.
Tag_0x6
IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its
IEEE Tag has a value of 0x6.
Tag_0x5
IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its
IEEE Tag has a value of 0x5.
Tag_0x4
IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its
IEEE Tag has a value of 0x4.
Tag_0x3
IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its
IEEE Tag has a value of 0x3.
Tag_0x2
IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its
IEEE Tag has a value of 0x2.
Tag_0x1
IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its
IEEE Tag has a value of 0x1.
Tag_0x0
IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its
IEEE Tag has a value of 0x0.
Description
Reserved
Unknown Default Port Enable
Send packets with unknown destination address to specified ports in bits [2:0].
1 = enable to send unknown DA packet
Reserved
Unknown Packet Default Port(s)
Specify which ports to send packets with unknown destination addresses. Feature is
enabled by bit [7].
Bit 2 for the host port, bit 1 for port 2, and bit 0 for port 1
Description
MACA[47:32]
Specifies MAC address 1. This value has to be same as MARH in Bank2.
78
KSZ8842-16/32 MQL/MVL/MVLI/MBL
M9999-102207-1.9