CS8420-CSR Cirrus Logic Inc, CS8420-CSR Datasheet - Page 45
CS8420-CSR
Manufacturer Part Number
CS8420-CSR
Description
Audio DSPs IC Digital Audio Sample Rate Convertr
Manufacturer
Cirrus Logic Inc
Datasheet
1.CS8420-CSZ.pdf
(94 pages)
Specifications of CS8420-CSR
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 45 of 94
- Download datasheet (2Mb)
DS245F4
10.16 Receiver Error Mask (11h)
10.17 Channel Status Data Buffer Control (12h)
BSEL
CBMR
DETCI
EFTCI
CAM
CHS
7
0
7
0
QCRCM
The bits in this register serve as masks for the corresponding bits of the Receiver Error Regis-
ter. If a mask bit is set to 1, the error is considered unmasked, meaning that its occurrence will
appear in the receiver error register, will affect the RERR pin, will affect the RERR interrupt, and
will affect the current audio sample according to the status of the HOLD bit. If a mask bit is set
to 0, the error is considered masked, meaning that its occurrence will not appear in the receiver
error register, will not affect the RERR pin, will not affect the RERR interrupt, and will not affect
the current audio sample. The CCRC and QCRC bits behave differently from the other bits: they
do not affect the current audio sample even when unmasked. This register defaults to 00.
Selects the data buffer register addresses to contain User data or Channel Status data
0 - Data buffer address space contains Channel Status data (default)
1 - Data buffer address space contains User data
Control for the first 5 bytes of channel status “E” buffer
0 - Allow D to E buffer transfers to overwrite the first 5 bytes of channel status data
(default)
1 - Prevent D to E buffer transfers from overwriting first 5 bytes of channel status data
0 - Allow C-data D to E buffer transfers (default)
1 - Inhibit C-data D to E buffer transfers
E to F C-data buffer transfer inhibit bit.
0 - Allow C-data E to F buffer transfers (default)
1 - Inhibit C-data E to F buffer transfers
0 - One byte mode
1 - Two byte mode
Channel select bit
0 - Channel A information is displayed at the EMPH pin and in the receiver channel
status register. Channel A information is output during control port reads when
CAM is set to 0 (One Byte Mode)
1 - Channel B information is displayed at the EMPH pin and in the receiver channel
status register. Channel B information is output during control port reads when
CAM is set to 0 (One Byte Mode)
D to E C-data buffer transfer inhibit bit.
C-data buffer control port access mode bit
6
6
0
CCRCM
BSEL
5
5
UNLOCKM
CBMR
4
4
DETCI
VM
3
3
CONFM
EFTCI
2
2
BIPM
CAM
1
1
CS8420
PARM
CHS
0
0
45
Related parts for CS8420-CSR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC SAMPLE RATE CONVERTER 28SOIC
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
IC CONV S/R DGTL AUDIO 28-SOIC
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Transceiver IC
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
IC,Digital Audio Sample Rate Converter,SOP,28PIN
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
IC,Digital Audio Sample Rate Converter,SOP,28PIN
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
IC Digital Audio Sample Rate Converter
Manufacturer:
Cirrus Logic Inc
Part Number:
Description:
Audio DSPs IC Digital Audio Sample Rate Convertr
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
High-efficiency PFC + Fluorescent Lamp Driver Reference Design
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Ref Bd For Speakerbar MSA & DSP Products
Manufacturer:
Cirrus Logic Inc